
NAVAL POSTGRADUATE SCHOOL MONTEREY CA F/G 9/2 AN IMPLEMENTATION OF MULTIPROGRAMMING AND PROCESS MANAGEMENT FO--ETC(U) JUN 80 S L REITZ AD-A091 092 UNCLASSIFIED NL



MICROCOPY RESOLUTION TEST CHART
NATIONAL BUREAU OF STANDARDS-1963-A



NAVAL POSTGRADUATE SCHOOL Monterey, California





THESIS

AN IMPLEMENTATION OF MULTIPROGRAMMING AND PROCESS MANAGEMENT FOR A SECURITY KERNEL OPERATING SYSTEM

by

Stephen Leslie Reitz

June 1980

Thesis Advisor:

R. R. Schell

Approved for public release; distribution unlimited

SECURITY CLASSIFICATION OF THIS PAGE (Then Date Entered) READ INSTRUCTIONS REPORT DOCUMENTATION PAGE PLETING FORM OVT ACCESSION NO. RECIPIENT'S CATALOG HUMBER ADI-A091 092 OF REPORT & PERIOD COVERED An Implementation of Multiprogramming and Master's Thesis, Process Management for a Security Kernel June 1980 Operating System . S. PERFORMING ORG. REPORT NUMBER 7. AUTHORYS) . CONTRACT OR GRANT NUMBER(e) Stephen Leslie Reitz 9. PERFORMING ORGANIZATION NAME AND ADDRESS PROGRAM ELEMENT, PROJECT, AREA & WORK UNIT HUMBERS Naval Postgraduate School Monterey, California 93940 11 CONTROLLING OFFICE NAME AND ADDRESS June 8 Naval Postgraduate School Monterey, California 93940 140 18. SECURITY CLASS. (of this report) 14 MONITORING AGENCY NAME & ADDRESS/II Millon UNCLASSIFIED DECLASSIFICATION/DOWNGRADING 16. DISTRIBUTION STATEMENT (of this A Approved for public release; distribution unlimited 17. DISTRIBUTION STATEMENT (of the shorrest entered in Block 28, If different from Report) 18. SUPPLEMENTARY NOTES operating systems, distributed computer networks, security kernel, computer security, microprocessors, archival storage This thesis presents an implementation of multiprogramming and process management functions for the security kernel of a distributed multiprocessor system. The implementation is based on a family of operating systems designed to provide controlled access in a microcomputer network to data bases containing multiple levels of sensitive information. Multiprogramming improves system efficiency and creates a virtual DD 1 JAN 73 1473 EDITION OF I NOV 65 IS OBSOLETE

1

or one of the

S/N 0102-014-6601 :


(Page 1)

SPEUMTY ELASGIFICATION OF THIS PAGETYNE Rose Entered

Penvironment which frees the remainder of the operating system from a dependence on processor configuration. Processor management coordinates the asynchronous interaction of system processes.

This implementation describes a processor multiplexing technique for a distributed kernel and presents a virtual interrupt mechanism. Its structure is loop free to permit future expansion into more complex members of the design family.





Approved for public release; distribution unlimited.

An Implementation of Multiprogramming and Process Management for a Security Kernel Operating System

bу

Stephen Leslie Reitz Lieutennant Commander, United States Navy BS, Purdue University, 1971

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN COMPUTER SCIENCE

from the

NAVAL POSTGRADUATE SCHOOL June 1980

Approved by:

Thesis Advisor

Second Reader

Chairman Department of Computer Science

Dean of Information and Policy Sciences

The same

ABSTRACT

This thesis presents an implementation of multiprogramming and process management functions for the security kernel of a distributed multiprocessor system. The implementation is based on a family of operating systems designed to provide controlled access in a microcomputer network to data bases containing multiple levels of sensitive information.

Multiprogramming improves system efficiency and creates a virtual environment which frees the remainder of the operating system from a dependence on processor configuration. Processor management coordinates the asynchronous interaction of system processes.

This implementation describes a processor multiplexing technique for a distributed kernel and presents a virtual interrupt mechanism. Its structure is loop free to permit future expansion into more complex members of the design family.

TABLE OF CONTENTS

I.	INTE	RODUCTION11
	A .	BACKGROUND14
	В.	COMPUTER SECURITY15
		1. Reference Monitor16
		2. Security Policy
		a. Non-discretionary Policy18
		b. Discretionary Policy18
		3. Security Kernel Design19
	c.	SCOPE OF THESIS19
II.	OPE	RATING SYSTEM DESIGN CONCEPTS
	A.	DESIGN PHILOSOPHY22
	В.	GENERAL DESIGN GOALS24
		1. Logical Structure24
		2. Fault Tolerance
		3. Efficiency
	c.	SPECIFIC DESIGN GOALS25
		1. Internal Security27
		2. Configuration Independence27
		3. Sub-setting Capability27
	D.	DESIGN REQUIREMENTS28
		1. Functional Requirements28
		a. Process Organization28

		<i>)</i> 1	٠. ٢	lemory	Segm	entai	ion		• • • •			.31
	,,	/ c	:. <i>I</i>	bstra	ction			• • • • •		• • • •	• • • •	.32
	3	đ	. F	lesour	ce Vi	rtua	lizati	on		•	• • • •	.33
		2. F	lardu	are R	equir	e we n	ts			• • • •	• • • •	. 34
		·	. I	Proces	sor V	irtva	alizat	ion.		••••	• • • •	. 34
		t). N	lemory	Virt	uali	zation			••••	• • • •	. 35
		c	. I	Protec	tion	Doma	ins		• • • • •	• • • •		. 35
	E.	HARI	WARI	SELE	CTION	· • • •	• • • • •		• • • • •	• • • •	• • • •	.36
		1.	ZILO)G Z80	e1	• • • •	• • • • •		• • • • •	• • • •	• • • •	. 37
			a.	Memor	y Seg	menta	ation.	• • • • •	• • • • •	• • • •	• • • •	. 37
			ъ.	Multi	progi	imme	1g		• • • • •	• • • •	• • • •	. 38
			c.	Two-d	omair	Ope:	ration	15	• • • • •	• • • •	• • • •	.39
		2.	Sele	ection	Rati	onale	: .	••••	• • • • •	• • • •	• • • •	. 39
	F.	SUMM	ARY.	• • • • •	• • • •	• • • •	• • • • •			• • • •	• • • •	.40
III.	SECU	JRITY	KEF	RNEL D	ESIGN	l		• • • • •	• • • • •	• • • •	• • • •	41
	A.	PROC	ESS	VIEW.	• • • • •	• • • •	• • • • •		• • • • •	• • • •	• • • •	.41
		1.	Supe	rviso	r Pro	cėss	25		• • • • •	• • • •	• • • •	. 42
		2.	Ker	el Pr	o ces s	es	• • • • •			• • • •	• • • •	.42
		3.	Host	t Envi	ronme	nt		• • • • •	• • • • •	• • • •	• • • •	. 43
	В.	VIRT	TUAL	MACHI	NE VI	EW	• • • • •	• • • •	• • • • •	• • • •	• • • •	. 44
		1.	Inne	er Tra	ffic	Cont	roller	Modi	ıle	••••	• • • •	. 44
		2.	Trai	fic C	ontro	ller	Modul	e	• • • • •	• • • •	• • • •	. 47
			a.	Sched	uling		• • • • •	• • • • •	• • • • •	• • • •	• • • •	. 47
		3.	Non-	-Discr	etion	ary	Securi	ty Mo	dule		• • • • •	. 51

		4.	Even	t M	anag	er 1	10 d u	le.	• • • •	• • • •	• • • •	• • • •	• • •	• • • •	. 51
		5.	Segm	ent	Man	agei	. Mo	dul	₽	• • •	• • • •	• • • •	• • •	• • • •	. 52
		6.	Gate	kee	per	Modu	ıle.	• • •	• • • •	• • • •		• • • •	• • •	• • • •	.52
	C.	REVI	EW	• • •	• • • •	• • • •		• • •	• • • •	• • • •	• • •	• • • •	• • •	• • • •	. 53
IV.	IMP	LEMEN	TATI	ON.	• • • •	• • •	• • •	• • •	• • • •	• • • •	• • • •	• • • •		• • • •	. 55
	A.	DEVE	ELOPM	ENT.	AL S	UPPO	DRT.	• • •	• • • •	• • • •		••••	• • •	• • • •	. 55
	P.	INNE	er tr	AFF	IC C	ONTI	ROLL	ER.	• • • •			• • • •		• • • •	. 56
		1.	Virt	ual	Pro	ces	sor	Tab:	le	• • •	• • • •	••••	• • •	• • • •	. 57
		2.	Leve	1-1	Sch	edu]	ling			• • • •		• • • •	• • •	• • • •	. 59
			a.	Get	wo rk	• • • •					• • • •	• • • •	• • •	• • • •	.61
		3.	Virt	ual	Pro	ces	sor	Ins	truc	tio	a Se	t	• • •	• • •	. 65
			a.	Wai	t	• • • •			• • • •	• • • •		• • • •	• • •	• • • •	.68
			ъ.	Sig	nal.	• • • •		• • •		• • • •		• • • •	• • •	• • • •	.71
			с.	Swa	p_ V D	BR.				• • • •		• • • •	• • •	• • • •	. 72
			đ.	Idl	e	• • • •			• • • •	• • • •			• • •	• • • •	. 73
			e.	Set	_VPr	eemj	pt					• • • •	• • •	• • • •	.75
			·f.	Tes	t_VP	reer	npt.	• • •	• • • •	• • •		••••	• • •	• • • •	.76
	c.	TRAI	FFIC	CON	TROL	LER.			• • • •			• • • •	• • •	• • • •	. 78
		1.	Acti	.ve	Proc	e ss	Tab	le.		• • • •		• • • •		• • • •	.78
		2.	Leve	1-2	Sch	edu)	ling	•••		• • • •		• • • •		• • • •	. 80
			a.		Getw										
			b.	_	Pree										
		3.	Even	_											
					ance										

(a)

-

		ъ.	Await	• • • •	••••	• • • •	• • • •	• • • •	••••	• • • • •	86
		c.	Read.	• • • •	••••	• • • •	• • • •	• • • •	• • • •	• • • • •	86
		d.	Ticke	t	••••	• • • •	• • • •	• • • •	••••	• • • • •	86
1	D. S	YSTEM	INIT	ALIZ	ATIO	٧	•••••	••••	••••	• • • • •	86
٧.	CONC	LUS ION		• • • •	••••	• • • • •	• • • • •	••••	• • • •	• • • • •	91
	A .	rec omp	en da 1	ei ons	••••	• • • •	• • • • •	••••	••••	• • • • •	91
	В.	FOLLOW	ON	ORK.	••••	• • • • •	• • • • •	••••	• • • •	• • • • •	92
APPENDIX	A -	inn Er_	TRAFI	FIC_C	ONTRO	OLLER	LIST	ING.	• • • •	• • • • •	93
APPENDIX	B -	TRAFFI	C_C01	ITROL	LER_	LISTI	NG	••••	• • • •	• • • • •	.126
APPENDIX	c -	ev en to	THUO	PROC	EDURI	ß	• • • • •		• • • •	• • • •	.134
LIST OF	REFER	ences .			••••	• • • •	• • • • •		• • • •	• • • • •	.137
INITIAT.	DISTR	IBUTIO	N T.IS	ነዋ							.139

A STATE OF THE STA

LIST OF FIGURES

1.	SASS System13
2.	Reference Monitor16
3.	Process History
4.	Segmented Addressing31
5.	SASS Protection Rings
6.	SASS Process configuration43
7.	Distributed Kernel45
8.	Two-level Scheduling
9.	MMU Image56
le.	Virtual Processor Table57
11.	Virtual Processor States
12.	SWAP_DER60
13.	Kernel Stack Segment65
14.	GETWORK Procedure
15.	Active Process Table79
16.	Initial Kernel Stack

ACKNOWLEDGEMENT

This research is sponsored in part by Office of Naval Research Project number NR 337-005, monitored by Mr. Joel Trimble.

I am indebted to a number of people for the support they have given me in completing this thesis. Lt. Col Roger Schell, my advisor, was a never ending source of new ideas. He provided me with solutions to many seemingly unsolvable problems, and I greatly appreciate the many hours he has spent helping me to clarify my work. Without his able and enthusiastic guidance, this thesis could not have been written.

Mike Williams and Bob McDonnell helped me with many hardware problems that I encountered in getting up and running on an unfamiliar system.

Finally, I would like to thank my wife, Madelyn, and my children, Stephen and Monica for their patience and understanding. They won't have to tip-toe around the house any more.

I. INTRODUCTION

The application of contemporary microprocessor technology to the design of large-scale multiple processor systems offers many potential benefits. The cost of high-power computer systems could be reduced drastically; fault tolerance in critical real-time systems could be improved; and computer services could be applied in areas where their use is not now cost effective. Designing such systems presents many formidable problems that have not been solved by the specialized single processor systems available today.

Specifically, there is an increasing demand for computer systems that provide protected Storage and controlled access for sensitive information to be shared among a wide range of users. Data controlled by the Privacy Act, classified Department of Defence (DoD) information, and the transactions of financial institutions are but a few of the areas which require protection for multiple levels of sensitive information. Multiple processor systems which share data are well suited to providing such services — if the data security problem can be solved.

A solution to these problems - a multiprocessor system design with verifiable information security - is offered in

a family of secure, distributed multi-microprocessor operating systems designed by O'Connell and Richardson [1]. A subset of this family, the Secure Archival Storage System (SASS) [2,3], has been selected as a testbed for the general design. SASS will provide consolidated file storage for a network of possibly dissimilar "host" computers. The system will provide controlled, shared access to multiple levels of sensitive information (figure 1).

This thesis presents an implementation of a basic monitor for the O'Connell-Richardson family of operating systems. The monitor provides multiprogramming and process management functions specifically addressed to the control of physical processor resources of SASS. Concurrent thesis work [4] is developing a detailed design for a security kernel process, the Memory Manager, which will manage SASS memory resources.




Figure 1

A. PACKGROUND

The general family design is composed of a supervisor and a security kernel. The supervisor provides dynamic linking, a discretionary security policy, demand memory management, and a hierarchical file system in support of the user. The security kernel manages physical resources to provide scheduling, interprocess communication and synchronization, and a non-discretionary security policy. The design is loop-free to permit the implementation of system subsets ranging from a Simple monitor to a general purpose computer utility.

SASS is a subset of this system and does not require use of several higher levels of the general system design. Dynamic linking, demand segmentation, transient processes, and a user domain are not necessary for its intended operation, and are excluded. The software of SASS is partitioned into two domains. The security kernel, which is the most privileged domain, manages system physical resources in a manner designed to prevent unauthorized information flow, regardless of action taken by other elements in the system. The less privileged domain, the supervisor [2], provides each host with a hierarchical file system in which it may store and retrieve files and share them with other hosts. The hosts send commands and transfer files via bidirectional digital links. SASS was designed for implementation of currently available microprocessor hardware. Multiprogramming is used to improve system efficiency and to create a virtual environment which frees the remainder of the operating system from a dependence on the physical processor configuration. Processor management provides a means of coordinating the interaction of the asynchronous processes which comprise the system. This implementation employs a processor multiplexing technique for a distributed kernel and presents a virtual interrupt mechanism. The modular, hierarchical structure of the software is loop-free to support system expansion to higher level functions.

Although the primary goal of the design is security, the clean, logical, process-oriented structure of SASS offers other benefits as well, including fault tolerance, resource configuration independence, and efficiency.

B. COMPUTER SECURITY

The need for providing protection for information within a computer system is well documented. Development of the security kernel technology [5,6], has transformed the operating system designer's approach from a game of wits with penetrators into a methodical design process.

In general, security is provided by providing protection for information in accordance with a specific protection policy. In the case of computer security this is accomplished by controlling the access of people to information. Although this protection can be provided by external controls (e.g., confining the computer system and all its users within a physical security perimeter), this method is inefficient and prone to human error. Furthermore, a distributed computer network will probably be dispersed over too wide an area to be physically confined. Supported by the security kernel approach, an internal protection mechanism controlled by the computer operating system is a feasible solution.

1. Reference Monitor

The concept of protection is realized within the computer system by the implementation of a mathematical model of information security. This model is based on an abstract representation of security called the Reference Monitor [7]. The Reference Monitor describes a mechanism for controlling the access of subjects to objects, based on a set of access authorizations (figure 2).




Figure 2

Every time a subject attempts to access an object, the Reference Monitor checks to determine if the subject has authorization to perform the desired operation (e.g., write, read) on the object. If the policy does not authorize the access, the Reference Monitor will prevent the subject from performing the requested operation. This mechanism is realized within the operating system as the security kernel. Several system features are required in order for the mechanism to function correctly.

First, every reference to information (i.e., every access to primary memory by the processor) must go through the security kernel.

Second, the implementation of the security kernel must be an exact representation of the mathematical model of information security.

Third, the security kernel must be tamper-proof.

2. Security Policy

The security policy to be enforced by the computer system consists of external laws, rules, regulations, etc., which establish permissable information access independent of the computer system. Therefore, a computer system will be secure only with respect to a specific security policy. The security kernel concept supports a broad range of security policies that can be divided into two classes, non-discretionary and discretionary security.

a. Non-discretionary Policy

Non-discretionary security policy uses labels to insure only permissable access of subjects to objects is provided. Object labels reflect object sensitivity and subject labels reflect subject authorization. (For example, National Security Policy labels include Unclassified. Secret. etc.). A non-discretionary security policy provides compromise protection (from unauthorized reading), integrity protection (from unauthorized modification), and must prevent information leaks resulting from indirect access to unauthorized information as well. A non-discretionary security policy requires that all subjects and objects have labels. Most contemporary computer systems do not provide this explicit labeling and therefore implicitly make all access permissable.

b. Discretionary Policy

Discretionary security policy provides a finer division of access by allowing individual subjects to decide which of the permissable accesses, determined by non-discretionary policy, will actually be allowed (e.g., DoD's "need to know"). Many contemporary computer systems support discretionary security policy with access control lists, file passwords, capability lists and other mechanisms.

3. Security Kernel Design

By careful interpretation of the mathematical model of the Reference Monitor, the security kernel is designed to be a subset of operating system functions. Kernel primitives form an interface between this subset and the remainder of the system. If these primitives are implemented correctly, their use guarantees that information will be protected in compliance with system security policy, regardless of any action taken by other portions of the operating system or by the user. A more detailed discussion of the security model is provided in [4,5,6].

C. SCOPE OF THESIS

In this chapter a subset of the general operating system design, the Secure Archival Storage System (SASS), was described. The concept of information security was examined and the security kernel was presented as a technically sound approach to the problem of providing internal computer security.

Chapter Two will discuss the design goals of this operating system. Functional design requirements will be developed and the issues of physical resource management and performance will be traced to specific attributes desired in system hardware. The rationale behind the ultimate selection of Zilog's 20000 Microprocessor and 20010 memory management

unit (MMU) for use in the SASS testbed implementation of this operating system will be discussed.

Chapter Three will describe the high level design of SASS with an emphasis on the security kernel design. A view of the user (computer host) environment as a collection of cooperating processes will be presented, and the hierarchical structure of the distributed kernel modules will be examined in detail.

Chapter Four will present an implementation of the SASS security kernel modules that provide multiprogramming and processor management. The construction of the virtual machine environment will be described and the advantages of a two-level scheduling mechanism will be explained.

Finally an evaluation of this implementation will be presented with recommendations For improving the design and suggestions for follow on work.

· Carra

II. OPERATING SYSTEMS DESIGN CONCEPTS

The kernel primitives providing multiprogramming and process management form one of the smallest and most basic subsets in the family of operating systems designed by O'Connell and Richardson [4]. As developed here they were implemented specifically to support SASS. In general the same kernel primitives will support all members of this design family.

Before discussing the high level design of the SASS security kernel and presenting an implementation of these primitives, it is useful to investigate the general design methodology applied to the development of this operating system. In this chapter the design goals of SASS will be analyzed and traced to functional requirements and hardware attributes considered necessary or desirable in support of the system's design goals. It is recognized that the operating system user Will probably not address these issues directly when specifying system design goals. The material presented here concerns the approach of the system designer to the definition of requirements implicitly related to user design goals.

A. DESIGN PFILOSOPHY

Two issues confront the operating system designer. First, he must provide system functions which support the services requested by the user. These functional requirements affect the logical design of the system. Second, he must address issues of cost and performance. Cost and other management considerations will not be addressed here. Performance issues concern the management of physical resources and ultimately can be reduced to hardware requirements.

There is a considerable amount of literature devoted to the development of the functional design of operating systems. Dijkstra [8] has described a technique for reducing the complexity of the design by allocating operating system activities to a number of cooperating processes. Process structure is simplified in turn by defining its functions in levels of increasing abstraction and by applying the principles of structured programming.

Madnick and Donovan [9] have described an operating system as a hierarchical extended machine. Program modules are added to the system hardware to provide many extended instructions in addition to the hardware instructions available on the bare machine. In complex systems one extended machine may be constructed upon another to form a system composed of levels of abstract (virtual) machines.

Saltzer [10] and Reed [11, 12] have discussed the advantages of resource virtualization and have described some useful interprocess communication mechanisms. The general design strategies presented in this and other research aid the operating system designer in developing system functions in a clean, logical, verifiable design.

The selection of an appropriate computer architecture, which supports both functional requirements and efficient management of physical resources, often proves to be a more difficult issue. Frequently operating systems design is shaped by the capabilities of system hardware. This may be a result of performance limitations or cost of available hardware. but often this course is taken because traditionally, system design begins with hardware. Since a primary goal in operating systms design is to create a specific operational environment for the user, it would to be preferable to design from the desired appear environment "down to" the hardware. In this way components of the system, software and hardware alike, are evaluated in the light of the ultimate goals of the system. and any incompatabilities between required functions and hardware capabilities will be discovered early in the design. Then, if modifications are required, design changes can be made at a high level which will preserve design integrity. LSI technology currently provides a wide variety of relatively inexpensive microprocessor hardware from which to select specific physical components. Furthermore, it is often feasible to design special purpose hardware to specification. So the traditional restrictions on hardware versatility in systems design need not apply in many cases to microprocessor systems.

In summary, the top-down design philosophy can be applied to operating systems design in the following manner:

- 1. Identify general and specific design goals.
- 2. Derive functional design requirements.
- 3. Identify performance requirements.
- 4. Select system hardware.
- 5. Develope kernel software.
- 6. Develope the remainder of the O/S software.

E. GENERAL DESIGN GOALS

Although many design goals depend upon specific system application, there appear to be some attributes desirable in all operating systems.

1. Logical Structure

Computer system design is an engineering problem and the tools of the engineering design process should be applied to the development of software as well as hardware [13]. Clarity should be a major goal of any design for if the operating system cannot be understood easily it will be difficult to test, difficult to maintain, and its correctness will always be in doubt. A sound enginering design philosophy is not guaranteed to generate error free

systems, but if system functions are cleanly organized and well understood, then it is likely that there will be few errors and these can be corrected without difficulty when discovered.

2. Fault Tolerence

If an operating system is to be reliable, the software it uses must be protected from damage whenever possible. In particular, tasks performed by the system should be isolated from another so that a malfunction (e.g., as the result of hardware failure) in one task has no effect on others.

3. Efficiency

The efficient use of physical resources (processors, memory, periphals, etc.) continues to be a primary design goal. However, since hardware is no longer the scarce, expensive commodity it once was, a concern for overall system efficiency (i.e., higher thorugh-put, faster response time) may be more important. With appropriate component selection many software functions can be replaced by hardware functions that can provide an improvement in system performance at a small additional hardware expense.

C. SPECIFIC DESIGN GOALS

The family of operating systems designed by O'Connell and Richardson provides all of the services expected of a

state of the art, general purpose operating system. Many of these general services are not necessary in the SASS subset of the family. The number of processes required by SASS is determined by the number of host computers linked to SASS hardware. A design choice was made to fix this number at system generation time. Therefore dynamic process management is not required; SASS processes exist for the life of the system. A primary function of SASS is the transfer of files between host computers and SASS via bidirectional digital links. As a result, the system will have a low transaction rate, and the relatively fast response time desired in a time-sharing system i not required here. Sass does not provide programming services to users; the system strictly manages an archival storage system. This eliminates the requirement for a user domain and because the demands on primary memory are not excessive, there is no need for dynamic memory management.

Other services of the general system provide essential support to SASS. These services include I/O management, file management, and the physical resource management and information protection functions provided by the security kernel.

The SASS requirement to provide multiple host computers (users) with controlled, shared access to a multilevel secure "data warehouse" leads to several design goals. These include: internal security to proctect information in a

distributed computer network; configuration independence for system versatility; and a subsetting capability to support future system expansion to more complex members of the design family.

1. Internal Security

A unique feature of SASS is the specification of multilevel security as a primary design goal. Multilevel security provides controlled sharing of information of varying sensitivity among many users in accordance with an access policy implemented internally by the operating system. It is essential that a system supporting a remotely accessed data, base containing information of different access classes be provided with an internally enforced security policy.

2. Configuration Independence

The resource configuration of a multicomputer system is highly changeable. Processors are added and removed; memory is reconfigured; interconnection schemes are altered and peripherial equipment is changed. The operating system of such a design should be sufficiently flexible to permit maintenance and to allow for growth and reconfiguration without requiring drastic system redesign or noticeably affecting the user's environment.

3. Sub-setting Capability

Operating system "sub-setting" refers to the ability to form meaningful subsets of the design by eliminating many

of the services that can be provided by the system without affecting the usefulness of the remainder of the system. Sub-setting permits the system to be tailored to fit a number of specific designs ranging from a simple monitor to a full service time-shared computer utility. The implementation presented in this thesis creates a monitor that provides multiprogramming and processor management. This subset supports more complex family members of the design such as SASS.

D. DESIGN REQUIREMENTS

In a top-down approach to design, goals are clarified and defined by requirements which describe either the system functions or address cost and performance issues (hardware requirements). The functional requirements defined below support the specific design goals of SASS and provide features desirable in any operating system, such as a logical structure, fault tolerance, and efficiency of operation.

1. Functional Requirements

Functional requirements define services which must be provided to support the user's environment.


a. Process Organization

By designing an operating system as a collection of cooperating processes, system complexity can be greatly

reduced [8]. This is because the asynchronous nature of the system can be structured logically by representing each independent, sequential task as a process and by providing interprocess communication mechanisms to prevent races and deadlocks during process interactions.

The notion of a process provides a complete description of all instructions executed and all memory locations referenced during the performance of a task. A process is defined by an address space and an execution point. The address space is the set of memory locations which could be accessed during process execution. (The process is viewed as a past, present and future "history" of memory locations which actually were referenced.) execution point is the State of the processor at a given instant during process execution. In the abstract view, an address space is defined by a collection to discrete points, each representing a memory word. The process is described by the path traced through this address space from process creation to destruction. In figure 3 the main path traces the process execution point as it moves from one instruction (i.e., memory word) to another during process execution. The branches from this execution point path represent data references.


Process History




Several advantages result from using a process oriented design. As a tool for dealing with the asynchronous nature of system operation, processes provide a simple, logical, high-level structure for the design. For example, the Secure Archival Storage System supports each host with three processes: a I/O Manager, a File Manager, and a Memory Manager, which interact to provide secure file management services to the host. This interaction will be described further in the next chapter. Since each process is confined to a secific address space, tasks are isolated from one another and system fault tolerance is improved. By providing an internal representation for each user, a process nicely fits the definition of a "subject" in the Reference Monitor and therefore supports the design goal of providing internal security.

b. Memory Segmentation

The address space of a process is composed of a collection of segments. A segment is a logical collection of information (e.g., procedure, data structure, file, etc.) and is the basic logical object of this design. Figure 4 illustrates the two-dimentional nature of the segment address. Each segment consists of an arbitrary region of memory containing a sequence of words with conventional linear addresses. Two-dimentional addressing frees information from dependence on a particular memory location by making it arbitrarily relocatable.





The descriptor segment provides a list of descriptors for all segments in a process address space. In addition, segmentation supports information sharing since a segment may belong to more than one address space.

Segmention also provides a means of associating logical attributes and labels with each segment, such as access class, domain, etc. This feature supports segments as internal representations of the Reference Monitor's "object".

c. Abstraction

Abstraction provides a method for reducing problem complexity by applying a general solution to a collection of specific cases [14]. Structured programming provides a tool for creating abstraction in software design. By strictly applying two special rules in addition to the general principles of structured programming, a structure consisting of levels of increasing abstraction can be constructured.

First, calls cannot be outward toward higher levels of abstraction. This frees lower levels from a dependence on higher levels by creating a loop-free structure [15] and results in a design which is capable of having subsets.

Second, calls to lower levels must be by special entry points or gates. Each level of abstraction creates an virtual hierarchical machine [9]. The gate to each level provides a set of instructions created for that virtual machine. Thus higher levels may use the resources of lower levels only by applying the instruction set of a lower level machine. (At domain boundaries, use of gates is strictly

enforced by a ring-crossing mechanism; otherwise gate use is implicit in the structure of the software.) Once a level of abstraction has been created, the details of its implementation are no longer an issue. Instead users see layers of virtual machines, each defined by its extended instruction set.

Each process used in SASS is designed in levels of abstraction. When the rules of abstraction are applied to level &, the physical resources of the system, these resources are "virtualized". Thus the first level of abstraction creates "virtual processors", "virtual memory", and "virtual devices" from the system's hardware. At each higher level the detail of the design is reduced. The gate at the boundary between the highest level of the security kernel and the lowest level of the supervisor provides a mechanism for isolating the kernel as well as insuring that each memory access is via kernel software. This mechanism is implemented in SASS by a ring-crossing mechanism called the Gatekeeper.

d. Resource Virtualization

The first levels of abstraction above system hardware create virtual representations of physical resources (virtual processors, virtual memory, virtual periphals). Since upper levels of the design operate on these virtual resources, rather than on physical resources, most of the design (i.e., everything above resource

virtualization levels) is independent of the physical configuration of the system. By providing virtual to real resource binding in the kernel, and by enforcing entry into kernel levels with the Gatekeeper. SASS protects physical resources from tampering and insures memory access only via the kernel. As a result, the kernel modules of each process will guarantee that the system's non-discretionary security policy is enforced. Including in the kernel only those functions essential to system security keeps it small and reduces the job of verification to manageable proportions.

2. <u>Fardware Requirements</u>

Virtual resources are created by the multiplexing of various types of information on a physical resource. Multiplexing can be defined as the use of a single resource for different purposes at different times. For example the physical bus lines can be used both for addresses and data during different times during the machine cycle. Similarly, logical users of a hardware system can share resources. The ability to multiplex processors and memory efficiently provides a mechanism for the virtualization of these physical resources.

a. Processor Virtualization.

A virtual processor is a data structure that contains a complete description of a process in execution on a physical processor at a given instant. This description is

contained in the process execution point. The address space of the process must be accessable to the virtual processor when it is loaded on (bound to) a CPU. To provide a useful virtualization capability, the CPU must have the ability to efficiently multiplex process exection points and address spaces (i.e., it must support multiprogramming).


b. Memory Virtualization.

In many memory handling schemes Process cannot run unless the entire address space is loaded in primary memory. This may require a large main memory or it may restrict the size of the address space. An alternative plan requires an 'operating system which manages primary and secondary memory to create the illusion of a memory which is larger than the system's primary memory. Since the larger memory is only an illusion, it is often called virtual storage. The logical, relocatable, information objects created by memory segmentaion, provide an essential memory multiplexing mechanism for the efficient implementation of virtual storage.

c. Protection Domains

An essential requirement of internal security is that the security kernel be isolated from other elements of the system. This can be accomplished by the construction of protection domains. Protection domains are used to arrange process address spaces into rings of different privilege. This arrangement is a hierarchical structure in which the

most priviled ped domain is the innermost ring. The structure essentially divides the address space into levels of abstraction with strictly enforced gates at the ring boundaries (Figure 5).



Protection rings may be created in software, but a hardware implementation, where gate use is enforced by hardware, is much more efficient [16].

The protection provided by the ring structure is not a security policy. (Security protection is implemented by a lattice structure known to the Non-discretionary Security module in the kernel.) It does, however, enforce the hierarchy of the virtual machine by creating a privileged kernel ring within the supervisor ring.

E. HARDWARE SELECTION

The manifestation of an operating system design is, of course, software in execution on system equipment. If system

equipment must be selected early in the design, care must be taken to insure that overall system design goals are compatible with actual hardware capabilities. If design goals must be met (e.g., the enforcement of internal security in SASS), then actual hardware selection should be made late in the design process. Then, even if a poor hardware choice is made, the penalty for correcting it will be small, since only the lowest level of the design (where resources are virtualized) need be changed. In any case the design of the operating system and the design or selection of system hardware must proceed in concert.

1. 21log Z8001

The Z2001 is a general purpose 16-bit microprocessor [17] with an architecture which supports memory segmentation and two-domain operations. It was selected as the target machine for implementation of the system because of the full range of support and close match it provided to design requirements. These supporting features are described below.

a. Memory Segmentation

The CPU can directly access 8M bytes of address space using a memory segmentation capability provided externally by a Memory Management Unit (28010 MMU). The 23-bit address required to address 8M bytes is a logical two dimensional address consisting of a 7-bit segment number and a 16-bit offset. The memory management unit converts this into a 24-bit address for the physical memory. The address

space can be divided into as many as 128 relocatable segments containing up to 64% bytes each. Each memory segment can be assigned several attributes which provide memory access protection (read only, system mode only (i.e., ring #), execute only, etc.) and memory management data (changed, referenced). With these capabilities the 28001 CPU can support all requirements for segmentation, memory virtualization and protection domains.

t. Multiprogramming

Processor multiplexing is supported by the CFU's multiprogramming capabilities. MULTI-MICRO instructions aid in establishing a synchronization mechanism (by mutual exclusion) between multiple processors. Separate stack, data and code address spaces are maintained for each ring of operation. The load multiple instruction allows the contents of registers to be saved and loaded efficiently. These features permit efficient storing and loading of process execution points.

Address space multiplexing is also supported but is somewhat inefficient. In some systems, such as Multics [18], a descriptor base register (DBR) is provided to point to a process descriptor segment in memory, so changing the address space of the physical processor is accomplished merely by changing the DBR. Since the Z8001 CPU implements the descriptor segment as a collection of descriptor registers in the MMU, all of the descriptors for the address

space must be saved and loaded to change processes. This can make processor multiplexing (multiprogramming) quite inefficient. In the worst case, when the entire MMU is saved and loaded, a process switch will take about 2 ms. It may be possible to improve on this performance by increasing the number of MMU's in the system. Then the address space can be changed simply by switching control to another MMU.

c. Two-Domain Operations

or normal mode. In the system mode all operations are allowed, but in the user mode, certain system instructions are prohibited. The system call instruction allows controlled entry to the system mode. This two-domain instruction capability supports the two domain sturcture of SASS by providing a single controlled entry into the kernel (SYSTEM CALL instruction). The descriptors contained in the MMU registers provide the capability to partition process address spaces into supervisor and kernel domains.

2. Selection Rationale

The characteristics listed above - processor multiplexing support, a memory segmentation capability, multiple domain insturctions, and multiple domain memory partitioning - are features which are essential to an efficient implementation of SASS. The ZECC1 has other desirable features: vectored and non-vectored interrupts, large, powerful instruction set, many data types, etc. These

attributes make the Zilog system a suitable choice as a bare machine for the Secure Archival Storage System.

F. SUMMARY

This chapter has provided a description of the methodology employed in the design and specification of SASS. In particular it was noted that a top-down design philosophy most effectively supported implementation of system design goals. Requirements supporting the primary design goal of internal security and other general and specific goals were defined and traced to desired hardware capabilities. Finally, capabilities of Zilog's Zelli microprocessor which support the SASS design were described.

Chapter Three will provide an overview of the SASS design. The design will be described from a process viewpoint and the hierarchical structure of the distributed kernel will be examined.

III. SECURITY KERNEL DESIGN

The high level design of the Secure Archival Storage System can be described by a collection of cooperating processes. The use of processes to perform operating system functions greatly simplifies the problem of describing the asynchronous manner in which services are requested.

A. PROCESS VIEW

There are two kinds of processes within SASS, supervisor processes and kernel processes. Supervisor processes provide high level services to host computers [2]. Certain functions of the operating system are distributed throughout all of these processes; that is, supervisor processes logically share a collection of distributed kernel modules. Kernel processes provide specialized services within the operating system. The system user is not aware of the existence of these processes, but they are called upon, within the kernel domain, by supervisor processes to perform necessary operating system functions in support of user services.

1. Supervisor Processes

One pair of supervisor processes, an I/C Manager and a File Manager, represents each computer host supported by SASS.

The File Manager controls SASS and directs all interaction between SASS and computer hosts in order to maintain a structure of hierarchical files on behalf of each host It interprets commands received from hosts via the I/O Manager and coordinates the execution of requested services with assistance from the I/O Manager and the Memory Manager (described below).

The I/O Manager transfers information via a link between each host and SASS. Data is transfered by fixed-size packets in command, data, and synchronization formats. The I/O Manager provides only a transfer service and does not interpret the data.

2. Kernel Processes


The two kernel processes used by SASS are the Memory Manager and the Idle process. The Memory Manager controls primary and secondary memory. The design of this process is the topic of concurrent thesis research [3]. The Memory Manager transfers segments between primary and secondary memory in response to requests from supervisor processes.

The Idle process defines the "no work" state of the system. SASS attempts to schedule useful work on system processors whenever possible. Only when there is no work to

be done, (i.e., no commands pending from hosts) will this process be called upon to execute.

3. Host Environment

Fost computers view SASS as a remote data warehouse where they may store and retrieve files (figure 6). Each host is provided with a virtual file hierarchy constructed from directory and data files. A pair of SASS supervisor processes (an I/O Manager and a File Manager) provide each host with a set of commands by which it may store and retrieve files in its virtual file system and share files with other hosts. The distributed kernel functions of each process control the physical resources of the system in support host commands and SASS security policy.



B. VIRTUAL MACHINE VIEW

The distributed modules of the security kernel create a virtual hierarchical machine which controls process interactions and manages physical processor resources. The kernel is not aware of the details of process tasks. It knows each process only by a name (viz., an entry number in a table) and provides processes with scheduling and interprocess communication services based on this process identifier. All supervisor processes share the modules of this virtual hierarchical machine (Figure 7).

The kernel is constructed in layers of abstraction. Each layer, or level, builds upon the resources created at lower levels. The rules of abstraction described in Chapter 2 were applied to the design of this structure. Level ℓ is the bare machine which provides the physical resources (processors and storage) upon which the virtual machine is constructed. The remainder of this chapter will describe the level of virtualization (or layer of abstraction) created by each distributed kernel module.

1. Inner Traffic Controller Module

Level-1 of this virtual machine is the Inner Traffic Controller Module. This module creates a set of virtual processors with the extended instruction set: SIGNAL, WAIT, SWAP_VDER, IDLE, SET_VPREEMPT, TEST_VPREEMPT, and RUNNING_VP.




Figure 7

.....

SIGNAL and WAIT provide an interprocessor communication mechanism used within the kernel to provide multiprogramming. These instructions invoke the level-1 scheduling procedure. GETWORK, which multiplexes virtual processors on a physical processor.

SWAP_VDBR and IDLE are instructions invoked from level-2 by the Traffic Controller Module to schedule processes on a virtual processor.

SET_VPREEMPT and TEST_VPREEMPT create a virtual processor interrupt mechanism. SET_VPREEMPT is invoked from level-2 when the traffic controller desires to load a new process on a virtual processor that is not scheduled. TEST_VPREEMPT is invoked by the Gatekeeper of each distributed process upon every exit from the kernel domain. The Gatekeeper unmasks virtual interrupts by testing the interrupt flag of the scheduled virtual processor. If the flag is set, a virtual interrupt handler is invoked, otherwise the process enters the supervisor domain normally.

RUNNING_VP is invoked from level-2 to provide the Traffic Controller with the identity of the currently scheduled virtual processor. The identity of a particular processor must be known in the virtual environment, just as the identity of a physical processor is required in a multiprocessor system.

2. Traffic Controller Module

The Traffic Controller resides at level-2. It manages the scheduling of processes on virtual processors by invoking the extended instructions of the virtual processors in level-1. In addition to implementing the level-2 scheduling algorithm, the Traffic Controller creates the extended instruction set: ADVANCE, AWAIT, and PROCESS_CLASS.

and sequencers [11], an inter-processor communication (IPC) mechanism invoked by the supervisor. Although SIGNAL and WAIT provided an adequate interprocessor synchronization mechanism within kernel, Parks [2] determined that supervisor process synchronization would be more effectively served in the secure environment of SASS by the use of eventcounts.

PROCESS_CLASS is invoked from level-3. It returns the label, subject access class, of the current process for determining a subject-object relation.

a. Scheduling

Scheduling functions are divided between the Inner Traffic Controller and the Traffic Controller. The Inner Traffic Controller multiplexes virtual processors on a CPU. The Traffic Controller schedules processes on virtual processors.

The division of the scheduling algorithm between these two levels simplifies its design, because it separates

the issues of virtual processor management (multiprogramming) from virtual memory management [12]. A design choice was made to provide each system CPU with a small fixed set of virtual processors. Since the virtual processor data base is shared by all system CPU's, it must remain permaently in global memory.

The process data base, used to implement level-2 scheduling will be much larger. Since supervisor processors are known to the entire system, this data must also be kept in global memory. Because level-2 is subject to memory management, this data could be kept on secondary storage and moved to primary memory when requested.

SASS does not provide dynamic memory management, therefore the two-level scheduling design presented here is not essential to the design. However, the structure has been provided in this implementation to support more complex family members of the O'Connell-Richardson design. Figure 8 illustrates the two levels of scheduling employed by the distributed kernel.

The two virtual processors (Mem_Mgr_VP and Idle_VP in Figure 8) are permanently bound to kernel processes and are not in contention for process scheduling. The remaining VP's are temporarily bound to supervisor processes as determined by the Traffic Controller. If no supervisor process is available, the Traffic Controller

invokes the Inner Traffic Controller (IDLE) which loads an Idle process on the virtual processor.

The Inner Traffic Controller schedules virtual processors on the physical processor. Ready virtual processors with temporarily bound idle processes (VP #1 and VP #2 in Figure 8) will be scheduled only to give an Idle process away for a supervisor process (i.e., when virtual preempt flag is set). The Idle process will actually run when the virtual processor to which it is permanently bound (the Idle-VP in Figure 8) is scheduled. This will happen only when all other VP's are waiting or temporarily bound to Idle processes, i.e., when there is no useful work for the CPU.

TWO-LEVEL SCHEDULING




Figure 8

3. Non-Piscretionary Security Module

The Non-Discretionary Security module in level-3 reflects the system's security policy. It compares two labels, subject and object access classses, passed to it by other modules, and returns the relationship of the labels based on a lattice structure known to it. To perform this function it provides the extended instruction, RELATION, which is used by the Event Manager and the Segment Manager to determine access permission. These modules make decisions about access based on the relationships: equal, less than, greater than, and not related. The Non-discretionary Security module is the only module which interprets the labels themselves. A different security policy (e.g., Privacy Act vs DOD) can be implemented simply by changing the lattice structure used in this module.

4. Event Manager Module

The Event Manager is a level-3 module invoked by supervisor processes via the gatekeeper. This module creates a set of extended instructions: ATVANCE, AWAIT, REAT and TICKET. It determines the access permission of desired interprocess communications and obtains a global handle from a Memory Manager data base where event data is stored. If access is permitted, the event manager passes this handle, which identifies the event, to the Traffic Controller where the appropriate event count instruction is invoked. For sequencer operations the Memory Manager is invoked directly.

The use of the handle is necessary because of the design choice to store event data in a data base of the Memory Manager [3]. This insures that inter-domain IPC does not violate SASS security policy.

5. Segment Manager Module

The Segment Manager also resides in level-3. This module creates set of extended instructions for manipulating segments. These instructions are: CREATE. SWAP_IN, SWAP_OUT, MAKE_KNOWN, and TERMINATE. DELETE. Modules of the supervisor domain invoke these instructions to coordinate host support. CREATE and DELETE add and remove segments from the system. SWAP IN and SWAP OUT cause a segment to be moved between primary and secondary remory (i.e., between a paged disk and contiguous memory). MAKE KNOWN and TERMINATE add and remove a segment from a process address space.

6. Gatekeeper Module

The Gatekeeper exists on the boundary between the kernel and supervisor domains. It provides the sole entry point into the kernel domain, so when the execution point of a process enters the kernel domain of its address space it must do so through the Gatekeeper.

The hardware of the MMU partitions process address spaces into two domains by setting the ring number (zero or one) in each segment's

attribute register. Software provided by the Gatekeeper performs the following additional functions:

Kernel Entry

- 1. Unmask Hardware interrupts.
- 2. Save supervisor domain registers.
- 3. Save supervisor stack pointer in kernel stack segment.
- 4. Check arguments and invoke appropriate kernel entry points.
 (Virtual machine instructions).

Kernel Exit

- Invoke TEST_VPREEMPT
 (i.e., umnask virtual interrupts).
- 2. Restore supervisor domain stack pointer.
- 3. Restore supervisor domain registers.
- 4. Unmask hardware interrupts.
- 5. Return to process execution point in in supervisor domain.

C. REVIEW

This chapter has described the high level design of the Secure Archval Storage System kernel from two points of view. In the process view the system is composed of pairs of supervisor processes (an I/O Manager and a File Manager) for

each host computer and a pair of kernel processes (a Memory Manager and an Idle process) for each real processor in the system. The supervisor processes provide high level services to host computers while the kernel processes control system memory resources and provide an idle system Distributed kernel functions implement two levels of scheduling, provide interprocessor synchronization communication, manage Segments, and isolate and protect the kernel domain of process address spaces. The distributed kernel is constructed as a hierarchical virtual machine. Evidence of the versitility of the loop-free, configuration independent structure of this design can be observed in concurrent thesis work in this area [19]. An Intel 5786 multiprocessor operating system implementation, based on the same design, uses essentially the same virtual insturction set described in this chapter. An implementation of first two levels of this kernel machine is presented in the next chapter.

IV. IMPLEMENTATION

Implementation of the distributed kernel was simplified by the hierarchical structure of the design for it permitted methodical bottom-up construction of a series of extended machines. This approach was particularly useful in this implementation since the bare machine, the ZERRE Developmental Module, was provided with only a small amount of software support.


A. DEVELOPMENTAL SUPPORT

A. Zilog MCZ Developmental System provided support in developing Z8000 machine code. It provided floppy disk file management, a text editor, a linker and a loader that created an image of each Z8000 load module.

A Z8000 Developmental Module (DM) provided the necessary hardware support for operation of a Z8002 non-segmented microprocessor and 16K words (32K bytes) of dynamic RAM. It included a clock, a USART, serial and parallel I/O support, and a 2K PROM monitor.

The monitor provided access to processor registers and memory, single step and break point functions, basic I/O functions, and a download/upload capability with the MCZ system.

Since a segmented version of the processor was not available for system development, segmentation hardware was simulated in software as an MMU image (see Figure 9). Although this data structure did not provide the hardware support (traps) required to protect segments of the kernel domain, it preserved the general structure of the design.



B. INNER TRAFFIC CONTROLLER

The Inner Traffic Controller runs on the bare machine to create a virtual environment for the remainder of the system. Only this module is dependent on the physical processor configuration of the system. All higher levels see only a set of running virtual processors. A kernel data base, the Virtual Processor Table is used by the Inner

Traffic Controller to create the virtual environment of this first level extended machine. A source listing of the Inner Traffic Controller module is contained in Appendix A.

1. Virtual Frocessor Table (VPT)

The VPT is a data structure of arrays and records that maintains the data used by the Inner Traffic Controller to multiplex virtual processors on a real processor and to create the extended instruction set that controls virtual processor operation (see Figure 10). There is one table for each physical processor in the system. Since this implementation was for a uniprocessor system (the ZSOCC DM), only one table was necessary.

Virtual Processor Table

IOCK
PUNNING_LIST
FEADY_LIST
FREE_LIST



The table contains a LOCK which supports an exclusion mechanism for a multiprocessor system. It was provided in this implementation only to preserve the generality of the design.

The Descriptor Base Register (DER) binds a process to a virtual processor. The DBR points to an MMU_IMAGE containing the list of descriptors for segments in the process address space.

A virtual processor (VF) can be in one of three states: running, ready, and waiting (figure 11).

Virtual Processor States




FIGURE 11


A running VP is currently scheduled on a real processor. A ready VP is ready to be scheduled when selected by the level-1 scheduling algorithm. A waiting VP is awaiting a message from some other VP to place it in the ready list. In the meantime it is not in contention for the real processor.

2. <u>Level-1 Scheduling</u>

Virtual processor state changes are initiated by the inter-virtual-processor communication mechanisms, SIGNAL and WAIT. These level-1 instructions implement the scheduling policy by determining what virtual processor to bind to the real processor. The actual binding and unbinding is performed by a Processor switching mechanism called SWAP_DER [10]. Processor switching implies that somehow the execution point and address space of a new process are acquired by the processor. Care must be taken to insure that the old process is saved and the new process loaded in an orderly manner. A solution to this problem, suggested by Saltzer [10], is to design the switching mechanism so that it is a common procedure having the same segment number in every address space.

In this implementation a processor register (R14) was reserved within the Switching mechanism for use as a DBR. Processor switching was performed by saving the old execution point (i.e., processor registers and flag control

word), loading the new DBR and then loading the new execution point. The processor switch occurs at the instant the DBR is changed (see figure 12). Because the switching procedure is distributed in the same numbered segment in all address spaces, the "next" instruction at the instant of the switch will have the same offset no matter what address space the processor is in. This is the key to the proper operation of SWAP_DBR.



To convert this switching mechanism to segmented hardware it is necessary merely to replace SWAP_DEF with special I/O block-move instructions that save the contents of the MMU in the appropriate MMU_IMAGE and load the contents of the new MMU_IMAGE into the MMU.

a. Getwork

SWAP_DBR is contained within an internal Inner Traffic Controller procedure called GETWORK. In addition to multiplexing virtual processors on the CPU, GETWORK interprets the virtual processor status flags, IDLE and PREEMPT, and modifies VP scheduling accordingly in an attempt to keep the CPU busy doing useful work.

There are actually two classes of idle processes within the system. One class belongs to the Traffic Controller. Conceptually there is a ready level-2 idle process for each virtual processor available to the Traffic Controller for scheduling. When a running process blocks itself, the Traffic Controller schedules the first ready process. This will be an idle process if no supervisor processes are in the ready list.

The second class of idle process exists in the kernel. The kernel Idle process is permanently bound to the lowest priority virtual processor.

The distinction is made between these classes because of the need to keep the CPU busy doing useful work whenever possible. There is no need for GFTWORK to schedule a level-2 idle process that has been loaded on a virtual processor, because the idle process does no useful work. The virtual processor IDLE_FLAG indicates that a virtual processor has been loaded with a level-2 idle process. GETWORK will schedule this virtual processor only if the PREEMPT flag is also set. The PREEMPT flag is a signal from the Traffic Controller that a supervisor process is now ready to run.

When GETWORK can find no other ready virtual processors with IDLE and PREEMPT flags off, it will select the virtual processor permanently bound to the kernel Idle process. Only then will the Idle process actually run on the CPU.

Getwork contains two entry points. The first, a normal entry, resets the preempt interrupt return flag. (R2 is reserved for this purpose within GETWORK.) The second, a hardware interrupt entry point, contains an interrupt handler which sets the preempt interrupt return flag. The DBR (R14) must also be set to the current value by any procedure that calls GETWORK in order to permit the SWAP_DPR portion of GETWORK to have access to the scheduled process's

address space. Upon completion of the processor switch, GETWORK examines the interrupt return flag to determine whether a normal return or an interrupt return is required.

hardware interrupt entry point in GETWORK supports the technique used to initialize the system. Each process address space contains a kernel domain stack segment used by SWAP-DER in GETWORK to save and restore TP states. For the same reason that SWAP-DBR is contained in a system wide segment number, the stack segment in each process address space will also have the same number (Segment #1 in implementation). Each stack segment is initially created as though it's process had been previously preempted by a hardware interrupt. This greatly simplifies initialization of processes at system generation time. The details of system initialization will be described later in this chapter. It is important to note here, nowever, that GETWORK must be able to determine whether it was invoked by a hardware preempt interrupt or by a normal call, before it can execute a return to the calling procedure. This because a hardware interrupt causes three items to be placed on the system stack: the return location of the caller, the flag control word, and the interrupt identifier, whereas a normal call places only the return location on the stack. Therefore, in order to clean up the stack, GETWORK must

execute an interrupt return (assembly instruction:IRET' if entry was via the hardware preempt handler (i.e., RC set). This instruction will pop the three items off the stack and return to the appropriate location. If the interrupt return flag, RC, is off, a normal return is executed.

During normal operation, SWAP-DER manipulates process stacks to save the old VP state and load the new VP state. This action proceeds as follows (figure 13):

- 1. The Flag Control Word (FCW), the Stack Pointer (E15) and the preempt return flag (R0) are saved in the cld VP's kernel stack.
- 2. The DBR (R14) is loaded with the new VP's DBR. This permits access to the address space of the new process.
- 3. The Flag Control Word (FCW), the Stack Pointer (R15) and the Interrupt Return Flag (R0), are loaded into the appropriate CPU registers.
- 4. RO is tested. If it is set, GETWORK will execute an interrupt return. If it is off, a normal return occurs.

Kernel Stack Segments




FIGURE 13

By constructing GETWORK in this way, both system initialization and normal operations can be handled in the same way. A high level GETWORK algorithm is given in figure 14.

3. Virtual Processor Instruction Set

The heart of the SASS scheduling mechanism is the internal procedure, GETWORK. It provides a powerful internal primitive for use by the virtual processors and greatly simplifies the design of the virtual processor instruction set. Virtual processor instructions perform three types of functions: multiprogramming, process management and virtual interrupts.

```
GETWORK Procedure (DBR = R14)
 Begin
  Reset Interrupt Return Flag (R0)
  Skip hardware preempt handler
 Hardware Preempt Entry:
    Set DBR
    Save CPU registers
    Save supervisor stack pointer
    Set Interrupt Return Flag (RØ)
  Get first ready VP
  Do while not Select
   If Idle flag is set then
    if Preempt flag is set then
     select
    else
     get next ready VP
    end if
   else
    select
   end if
  end do
  SWAP DER:
   Save old VP registers in stack segment
   Swap dbr (R14)
   Load new VP registers in stack segment
   If Interrupt Return Flag is set then
    unlock VPT
    simulate GATEKEEPER exit:
     Call TEST_VPREEMPT
     Restore supervvisor registers
     Restore supervvisor stack pointer
    Execute Interrupt Return (IRFT)
   end if
   Execute normal return
```

end GETWCRK

Figure 14

SIGNAL and WAIT provide synchronization communication between virtual processors. They multiplex virtual processors on a CPU to provide multiprogramming. This implementation used a version of the signal and wait algorithms proposed by Saltzer [10]. In the SASS design each CPU is provided with a unique (fixed) set of virtual processors. The interaction among virtual processors is a result of multiprogramming them on the real processor. Only one virtual processor is able to access the VPT at a time because of the use of the VPT LOCK (SPIN_LOCK) to provide mutual exclusion. Therefore race and deadlock conditions will not develop and the signal pending switch used by Saltzer is not necessary.

This implementation also included message passing mechanism not provided by Saltzer. The message slots available for use by virtual processors are initially contained in a queue pointed to by FREE-LIST. When a message is sent from one VP to another, a message slot is removed from the free list and placed in a FIFO message queue belonging to the VP receiving the message. The head of each VP's message queue is pointed to by MSG-LIST. Each message slot contains a message, the ID of the sender, and a pointer to the next message in the list (either the free list or the VP message list.

IDLE and SWAP_VDBR provide the Traffic Controller with a means of scheduling processes on the running VP.

SET_VPREEMPT and TEST_VPREEMPT install a virtual interrupt mechanism in each virtual processor. When the Traffic Controller determines that a virtual processor should give up its process because a higher priority process is now ready, it sets the PREEMPT flag in that VP. Then, even if an idle process is loaded on the VP, it will be scheduled and will be loaded with the first ready process. Test_VPreempt is a virtual interrupt unmasking mechanism which forces a process to examine the preempt flag each time it exists from the kernel.

a. Wait

wall provides a means for a virtual processor to move itself from the running state to the waiting state when it has no more work to do. It is invoked only for system events that are always of short duration. It is supported by three internal Procedures.

SPIN_LOCK enables the running VP to gain control of the Virtual Processor Table. This procedure is only necessary in a multiprocessor environment. The running VP will have to wait only a short amount of time to gain control of the VPT. SPIN_LOCK returns when the VP has locked the VPT.

processor of the ready list on the real processor. Before this procedure is invoked, the running VP is placed in the ready state. Both ready and running VP's are members of a FIFO queue. GETWORK selects the first VP in this ready list. loads it on the CPU, and places it in the running state. When GETWORK returns, the first VP of the queue will always be running and the second will be the first VP in the ready queue.

GET_FIRST_MESSAGE returns the first message of the message list (also managed as a FIFO queue) associated with the running VP. The action taken by WAIT is as follows:

WAIT Procedure (Returns: Msg. Sender_ID)

Begin

Lock VPT (call SPIN_LOCK)

If message list empty (i.e., no work) Then Move VF from Running to Waiting state Schedule first eligible Ready VP (call GETWCFK) end if

(NOTE: process suspended here until it receives a signal and is selected bu GETWORK.)

Get first message from message list
 (call GET_FIRST_MSG)

Unlock VPT

Return

end WAIT

If the running virtual processor calls WAIT and there is a message in its message list (placed there when another VP signaled it) it will get the message and continue to run. If the message list is empty it will place itself in the wait state, schedule the first ready virtual processor, and move it to the running state. The virtual processor will remain in the waiting state until another running VP sends it a message (via SIGNAL). It will then move to the ready list. Finally it will be selected by GETWORK, the next instructions of WAIT will be executed, it will receive the message for which it was waiting, and it will return to the caller.

b. Signal

Messages are passed between virtual processors by the instruction, SIGNAL, which uses four internal procedures, SPIN_LOCK, ENTER_MSG_LIST, MAKE_READY, and GETWORK.

SPIN_LOCK, as explained above insures that only one virtual processor has control of the Virtual Processor Table at a time.

ENTER_MSG_LIST manages a FIFO message queue for each virtual Processor and for free messages. This queue is of fixed maximum length because of the implementation decision to restrict the use of SIGNAL. A running TF can send no more than one message (SIGNAL) before it receives a reply (i.e., WAIT's for a message). Therefore if there are N virtual processors per real processors, the message queue length. L. is:

L = N - 1

MAKE_READY manges the virtual processor ready queue. If a message is sent to a VP in the waiting state, MAKE_READY wakes it up (it places it in the ready state) and enters it in the ready list. If a running VP signals a waiting VP of higher priority, it will place itself back in the ready state and the higher priority VP will be selected. The action taken by signal is as follows:

SIGNAL Procedure (Message. Pestination_VP)

Begin

Lock VFT (call SFIN_LOCK)

Send message (call ENTER MSG_LIST)

If signaled VP is waiting Then Wake it up and make it ready (call MAKE_READY) end if

Put running VP in ready state.

Schedule first elgible ready VP (call GETWORK)

Unlock VPT

Return (Success_code)

End SIGNAL

c. SWAP_VDBR

SWAP_VDER contains the same processor switching mechanism used in SWAP_DBR, but applies it to a virtual processor rather than a real processor. Switching is quite simple in this virtual environment because both processor execution point and address space are defined by the Descriptor Base Register. SWAP_VDBR is invoked by the Traffic Controller to load a new process on a virtual processor in support of level-2 scheduling. It uses GETWORK to control the associated level-1 scheduling. The action taken by SWAP_VDPR is:

SWAF_VDBR Procedure (New_DFR)

Eegin

Lock VPT (call SPIN_LOCK)

Load running VP with New_DER

Flace running VP in ready state

Schedule first eligible ready VP (call GETWORK)

Unlock VPT

Return

End SWAP_VDER

In this implementation one restriction is placed upon the use of this instruction. If a virtual processor's message list contains at least one message, it can not give up its current DER. This problem is avoided as the natural result of using SIGNAL and WAIT only for system events, and "masking" preempts within the kernel. If this were permitted, the messages would lose their context. (The messages in a VP_MSG_LIST are actually intended for the process loaded on the VP.)

d. IDLE

The IDLE instruction loads the Idle DEP on the running virtual processor. Only virtual processors in contention for process scheduling will be loaded by this instruction. (The Traffic

Controller is not even aware of virtual processors permanently bound to kernel processes.)

IDLE has the same scheduling effect as SWAP_VDBR, but it also sets the IDLE_FLAG on the scheduled VP. The distinction is made between the Two cases because, although the Traffic Controller must schedule an Idle process on the VP if there are no other ready processes, the Inner Traffic Controller does not wish to schedule an Idle VP if there is an alternative. This would be a waste of physical processor resources. The setting of the IDLE FLAG by the Traffic Controller aids the Inner Traffic Controller in making this scheduling decision. Logically, there is an idle process for each VP; actually the same address space (DBR) is used for all idle processes for the same CPU, since only one will run at a time. As previously explained, virtual processors loaded by this instruction will be selected by GETWORK only to give the Idle process away for a new process in response to a virtual preempt interrupt. The action of IDLE is:

IDLE Procedure

Begin

Lock VPT (call SPIN_LOCK)

Load running VP with Idle DBR

Set VP's IDLE_FLAG

Place running VP in ready state

Schedule first elgible ready VP (call GETWORK)

Unlock VPT

Return

End IDLE

e. SET_VPREEMPT

SET_VPREEMPT sets the preempt interrupt flag on a specified virtual processor. This forces the virtual processor into level-1 scheduling contention, even if it is loaded with an Idle process. The instruction retrieves an idle virtual processor in the same way a hardware preempt retrieves an idle CPU by forcing the VP to be selected by GETWORK. The only difference between the two cases is the entry point used in GETWORK. The action of SET_VPREEMPT is:

SET_VPREEMPT Procedure (VP)

Begin

Set VP's PREEMPT flag

If VP belongs to another CPU Then send hardware interrupt end if

Return

End SET_VPREEMPT

Since the action is a safe sequence, no deadlocks or race conditions will arise and no lock is required on the VPT.

f. TEST_VPREEMPT

within the kernel of a multiprocessor system all process interrupts (which excludes system I/O interrupts) are masked. If process interaction results in a virtual preempt being sent to the running virtual processor by another CPU, it will not be handled since GETWCRK has already been invoked. TEST_VPREEMPT provides a virtual preempt interrupt unmasking mechanism.

TEST_VPREEMPT mimics the action of a physical CPU when interrupts are unmasked. It forces the process execution point back down into the kernel each time the process attempts to leave the kernel domain, where the preempt flag of the running VP is examined. If the flag is

off, TEST VPREEMPT returns and the execution point exits through the Gatekeeper into the supervisor domain of the process address space as described above. However, if the PREEMPT flap is on, the TEST_VPREEMPT executes a virtual interrupt handler located in the Traffic Controller. This jump from the Inner Traffic Controller to the Traffic Controller (TC_PREEMPT_HANDLER) is a close parallel to the action of a CPU in response to a hardware interrupt, that is a jump to an interrupt handler. The Traffic Controller Preempt Handler forces level-2 and level-1 scheduling to proceed in the normal manner. The preempt handler forces the Traffic Controller to examine the APT and to apply the level-2 scheduling algorithm, TC_GETWORK. If the AFT has been changed since the last invocation of this scheduler. it will be reflected in the scheduling selections. Eventually, when the running VP's preempt flag is tested and found to be reset. TEST_VPREEMPT will return to the Gatekeeper where the process execution point will finally make a normal exit into its supervisor domain. TEST_VFREEMPT performs the following action:

TEST_VPREEMFT Procedure

Begin

Do while running VP's PREEMPT flag is set Reset PREEMPT flag Call preempt handler (call TC_PREEMPT_HANDLER) End do

Return

End TEST_VPREEMPT

C. TRAFFIC CONTROLLFR

The Traffic Controller runs in a virtual environment created by the Inner Traffic Controller. It sees a set of running virtual processor instructions: SWAF_VDER. IDLE, SET_VPREEMPT, and RUNNING_VP, and provides a scheduler, TC_GETWORK, which multiplexes processes on virtual processors in response to process interaction. It also creates a level-2 instruction set: ADVANCE, AWAIT, and PROCESS_CLASS, which is available for use by higher levels of the design. The Traffic Controller uses a global data base, the ACTIVE PROCESS TABLE to support its operation.

1. Active Process Table (APT)

The Active Process Table is a system-wide kernel database containing entries for each supervvisor process in SASS (Figure 15). It is indexed by active process ID.




Figure 15

The structure of the APT closely parallels that of the Virtual Processor Table. It contains a LOCK to support the implementation of a mutual exclusion mechanism. RUNNING_LIST, and a READY_LIST_HEAD. The Traffic Controller is only concerned with virtual processors that can be loaded with supervisor processes. Since two VP's are permanently bound to kernel processes (the Memory Manager and the Idle Process), they cannot be in contention for level-2 scheduling; the Traffic Controller is unaware of their existence; since there are a number of available virtual processors, the RUNNING_LIST was implemented as an array indexed by VP_ID. The READY_LIST_HEAD points to a FIFO queue

that includes both running and ready processes. The running processes will be at the top of the ready list.

Because of their completely static nature, idle processes require no entries in the APT. Logically, there is an idle process at the end of the ready list for each VF available to the Traffic Controller. If the ready list is "virtual" empty. TC GETWORK loads one of these processes by calling IDLE, and enters a reserved identifier, appropriate RUNNING_LIST entry. This the identifier is the only data concerning idle processes that APT. Idle process scheduling contained in the is considerations are moved down to level-1, because the Inner Traffic Controller knows about physical processors, and can optimize CPU use by scheduling idle processes only when there is nothing else to do.

The subject access class, S_CLASS, provides each process with a label that is required by level-3 modules to enforce, the SASS non-discretionary security policy.

2. <u>Level-2 Scheduling</u>

Above the Traffic Controller. SASS appears as a collection of processes in one of the three states: running. ready, or blocked. Running and ready states are analogous to the corresponding virtual processor states of the Inner Traffic Controller. However, because of the use of

eventcount synchronization mechanisms by the Traffic Controller, the blocked state has a slightly different connotation than the VP waiting state.

Blocked processes are waiting for the occurrence of a non-system event. e.g., the event occurrence may be signalled from the supervisor domain. When a specific event happens, all of the blocked processes that were awaiting that event are awakened and placed in the ready state. This broadcast feature of event occurrence is more powerful than the message passing mechanism of SIGNAL, which must be directed at a single recipient.

Just as SIGNAL and WAIT provide virtual processor multiplixing in level-1, the eventoount functions. ADVANCE and AWAIT, control process scheduling in level-2.

a. TC_GETWORK

Ievel-2 scheduling is implemented in the internal Traffic Controller procedure, TC_GETWORK. This procedure is invoked by eventcount functions when a process state change may have occurred. It loads the first ready process on the currently scheduled VP (i.e., the virtual processor that has been scheduled at level-1 and is currently executing on the CPU).

TC_GETWORK Procedure **Fegin** VP_ID := RUNNING_VP Do while not end of ready list if process is running then get next ready process else RUNNING_LIST [VP_ID] := PROCESS_ID Process state := running SWAP_VDBR end if end do If end of running list (no ready processes) Then RUNNING_LIST := #IDLE IDLE end if Peturn End TC_GETWORK

A source listing of TC_GETWORK is contained in Appendix B.

b. TC_PREEMPT_HANDLER

Preempt interrupts are masked while a process is executing in the kernel domain. As the process leaves the kernel, the gatekeeper unmasks this virtual interrupt by invoking TEST_VPREEMPT. This instruction tests the scheduled VP's PREEMPT flag. If this flag is off, the process returns to the Gatekeeper and exits from the kernel; but if the flag is set, TEST_VPREEMPT calls the Traffic Controller's virtual preempt interrupt handler, TC_PREEMPT_HANDLER. This handler

invokes TC GETWORK, which re-evaluates level-2 scheduling. Eventually, when the schedulers have completed their functions, the handler will return control to the preempted process, which will return to te Gatekeeper for a normal exit. This sequence of events closely parallels the action of a hardware interrupt, but in the environment of a virtual processor rather than a CPU. The virtualization of interrupts provides the ability for one virtual processor to interrupt execution of another that may, or may not, be running on a CPU at that time. This is provided without disrupting the logical structure of the system. capability is particularly useful in a multiprocessor environment where the target virtual processor may be executing on another CPU. Because these interrupts will be virtualized, the operating system will retain control of the system. The action of the TC_PREEMPT_HANDLER is described in the procedure below. A source listing is contained in Appendix B.

TC_PREEMPT_HANDLER Procedure

Begin

Call WAIT LOCK

VP ID := RUNNING VP

Process_ID := RUNNING LIST [VP_ID]

If process is not idle Then Process state := ready end if

Call TC_GETWORK

Call WAIT_UNLOCK

RETURN

End TC_PREEMPT_HANDLER

WAIT_LOCK and WAIT_UNLOCK provide an exclusion mechanism which prevents simultaneous multiple use of the APT in a multiprocessor configuration. This mechanism invokes WAIT and SIGNAL of the Inner Traffic Controller.

3. Eventcounts

An eventcount is a non-decreasing integer associated with a global object called an event [11]. The Event Manager, a level-3 module, controls access to event data when required and provides the Traffic Controller with a HANDLE, an INSTANCE, and a COUNT. The values for all eventcounts (and sequencers) are maintained at the Memory Manager level and are accessed by calls to the Memory Manager. The HANDLE provides the traffic controller with an

event ID, associated with a particular segment. INSTANCE is a more specific definition of the event. For example, each SASS supervisor segment has two eventcounts associated with it, a INSTANCE_1 and a INSTANCE_2, that the supervisor uses keep track of read and write access to the segment [2]. Eventcounts provide information concerning system-wide events. They are manipulated by the Traffic Controller functions ADVANCE and AWAIT and by the Memory Manager functions, READ and TICKET. A proposed high level design for ADVANCE and AWAIT is provided in Appendix C.

a. Advance

ADVANCE signals the occurrence of an event (e.g., a read access to a particular supervisor segment). The value of the eventcount is the number of ADVANCE operations that have been performed on it. When an event is advanced, the fact must be broadcast to all blocked processes awaiting it and the process must be awakened and placed on the ready list. Some of the newly awakened processes may have a higher priority than some of the running processes. In this case a virtual preempt, SET_VPREEMPT (VP_ID), must be sent to the virtual processors loaded with these lower priority processes.

b. Await

When a process desired to block itself until a particular event occurs, it invokes AWAIT. This procedure returns to the calling process when a specified eventcount is reached. Its function is similar to WAIT.

c. Read

REAL returns the current value of the eventcount. This is an Event Manager (level three) function. This module calls the Memory Manager module to obtain the eventcount value.

d. Ticket

possibly concurrent events. It uses a non-decreasing integer, called a sequencer, which is also associated with each supervisor segment. As with READ, this is an Event Manager function that calls the Memory Manager to access the sequencer value. Each invocation of TICKET increments the value of the sequencer and returns it to the caller. Two different uses of ticket will return two different values, corresponding to the order in which the calls were made.

D. SYSTEM INITIALIZATION

Eecause the Inner Traffic Controller's scheduler, GETWORK, can accommodate both normal calls and hardware

interrupt jumps, the problem of system initialization is not difficult.

When SASS is first started at level-1, the Idle VP is running and the memory manager VP, which has the highest priority, is the first ready virtual processor in the ready list. All VP's available to the Traffic Controller for level-2 schedling are ready. Their IDLE_FLAG's and PREEMPT flags are set.

At level-2, all VP's are loaded with idle processes and all supervisor processes are ready.

The kernel stack segment of each process is initialized to appear as if it had been saved by a hardware Preempt interrupt (Figure 16).

Initialized Stack




Figure 16

All CPU registers and the supervisor stack pointer are stored on the stack. R15 is reserved as the kernel stack point; R14 contains the DBR. All other registers can be used to pass initial parameters to the process. The order in which these registers appear on the stack supports the Z/ASM block-move instructions.

The status block contains the current value of the stack pointer. R15, and the preempt interrupt return flag. This flag is set to indicate that the process has been saved by a

preempt interrupt. The first three items on the stack: the process entry point, the initial process flag control word, and an interrupt indentifier, are also initialized to support the action of a hardware interrupt.

To start-up the system, R14 (the DBR) is set to the Idle process DBR; the CPU Program counter is assigned the PREEMPT ENTRY point in GETWORK; the CPU Flag Control Word (FCW) is initialized for the kernel domain; and the CPU is started. Because the Idle_VP is the lowest priority VP in the system, it will place itself back in the ready state and move the Memory Manager in the running state. The Memory Manager will execute an interrupt return because interrupt return flag was set by system initialization. There will be no Work for this kernel process so it will call WAIT to place itself in the waiting state. The next ready VP is idling, but since it's IDLE FLAG and PREEMPT flag are set, GETWORK will select it. It too will execute an interrupt return, but because its PREEMPT flag is set, it will call TC_PREEMPT_HANDLER. This will cause the first ready process to be scheduled. Each time a supervisor process blocks itself, the next idle VP will be selected and the sequence will be repeated.

The action described above is in accord with normal operation of the system. The only unique features of

initialization are the entry point (PREEMPT-ENTRY: in GETWORK) and the values in the initialized kernel stack.

The implementation presented in this thesis has been run on a 78000 developmental module. System initialization has been tested and executes correctly. At the current level of multiplexing function is implementation. no process available. There is no provision for unlocking the APT after an initialized process has been loaded as a result, a call to the Traffic Contorller (viz., ADVANCE or AWAIT). In a process multiplexed environment this would cause a system deadlock. Once the process left the kernel domain with a locked APT, no process would be able to unlock it. The Traffic Controller must handle this system initialization problem.

V. CONCLUSION

The implementation presented in this thesis created a security kernel monitor that runs on the ZSCCC Developmental Module. This monitor supports multiprogramming and process management in a distributed operating system. The process executes in a multiple virtual processor environment which is independent of the CPU configuration.

This monitor was designed specifically to support the Secure Archival Storage System (SASS) [1, 2, 3]. However, the implementation is based on a family of Operating Systems [4] designed with a primary goal of providing multilevel security of information. Although the monitor currently runs on a single microprocessor system, the implementation fully supports a multiprocessor design.

A. RECOMMENDATIONS

Pecause the Zilog MMU is not yet available for the ZECCO Developmental Module, it was necessary to simulate the segmentation hardware. As explained in Chapter IV, this was accomplished by reserving a CPU register, R14, as a Descriptor Base Register (DBR) to provide a link to the loaded addresss space. When the MMU becomes available, this simulation must be removed. This can be done in two steps.

First, the addressing format must be translated to the segmented form. This requires no system redesign.

Second, the switching mechanism most be modified to accommodated to use the MMU. This can be done by modifying the SWAP_DBR portion of GETWORK to multiplex the MMU_IMAGE onto the MMU hardware and this can be accomplished by changing about a dozen lines of the existing code.

B. FOILOW ON WORK

Although the monitor appears to execute correctly, it has not been rigorously tested. Before higher levels of the system are added, it is essential that the monitor be highly reliable. Therefore a formal test and evaluation plan should be developed.

Ar automated system generation and initialization mechanism is also required if the monitor to be is a useful tool in the development of higher levels of the design.


Once the monitor has been proven reliable and can be loaded easily, work on the implementation of the Memory Manager kernel process and the remainder of the kernel can continue.


APPENDIX A

ZB000ASM

A ###### SYSTEM PARAMETERS #######	NR MMU REG := 64 ILONG WORDS!	d'A	IDLE VP := NR VP-1	SEG := 1	TACK SEG SIZE := %1	* OFFSETS IN STACK SE	ACK BASE := STACK SEG SIZE-%	BLOCK := STACK	C W := STACK SEG SIZE-%	OCESS ID := STACK SEG SIZE-%	:= STACK_SEG_SIZE-%	Adda > NO	FF	NING :=	H	WAITING := 2	:= XFFF	ALID :=	0064% =:	TC_PREEMPT_HANDLER := %A828	
																			•		PAGE

			•	
				WORD
		X EX 5. WORD]	ADDRESS WORD WORD WORD WORD WORD WORD WORD WORD	AKKAI 16,
		MESSAGE VP INDEX MSG INDEX ARRÄY [5, WOR	TE EFLAG EMPT S. PROCESSOR I. READY VP	⊢ ,
WORD Word Integer Integer	[BASE ATTRIBUTES]	MSG SENDER NEXT MSG FILLER	BRITA DE SC SC	X S T T T A
	RECORD	RECORD	RECORD	_
TTPE MESSAGE ADDRESS VP_INDEX MSG_INDEX	MMU_TABLE	MSG_TABLE	VP_TABLE R	
	58 58 58 58 58	62 63 65 65 65		20





MICROCOPY RESOLUTION TEST CHART NATIONAL BUREAU OF STANDARDS-1963-A

			•	ORD]	VP, VP_T	VP, MSG_		
	EX	EX	DEX	4				
WORD	Z	Z	I,	ARRAY				
-	RUNNING L	LIST	5		dA	MSG_Q		
VPT								PAGE
860	0 0 10 10	84	85	98	87	88	68	96
	VPT BECORD	VPT BECORD (LOCK WORD RUNNING LIST VP INDE	VPT RECORD (LOCK WORD RUNNING_LIST VP_IN READY_LIST VP_IN	VPT RECORD FOR WORD RUNNING LIST VP INDE READY LIST VP INDE FREE LIST MSG_IND	VPT RECORD WORD LOCK RUNNING LIST VP INDEX READY LIST VP INDEX FREE LIST MSG INDEX FILLER 2 ARRAY [4, WORD]	VPT RECORD WORD LOCK RUNNING LIST VP INDEX READY LIST VP INDEX FREE LIST MSG INDEX FILLER ARRAY [4, WORD] VP	VPT RECORD [LOCK RUNNING LIST VP_INDEX READY LIST VP_INDEX FREE_LIST MSG_INDEX FILLER_2 ARRAY [4] WP ARRAY [N] MSG_Q ARRAY [N]	RECORD [LOCK RUNNING LIST VP INDEX READT LIST WP INDEX FREE LIST MSG INDEX FILLER_2 ARRAY [4, WORD] VP ARRAY [NR VP, VP INSG_0] MSG_Q ARRAY [NR VP, VP INSG_0]

PREEMPT_ENTRY: GLOBAL LABEL	1 * * PREEMPT_HANDLER * * !	SET DER	LD R2, VPT.RUNNING_LIST	-		PUT CURRENT PRO	LD VPT.VP.STATE(R2), #READY		I SAVE ALL REGISTERS !	SUB R15, #32	LDM GR15, R1, #16		NOB	LDCTL RG, NSP	Push Gris, re		E LAST STATUS_R	E: SINCE PROCESSES CAN B	NECESSARY TO E	GETWORK. BY SAVING THE	(R15 & R@)	CONTEXT OF THESE STATUS	NTAINED TO ANY DEPTH OF
121	123	125	126	127	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	144	145	146
			3000	0016			0014			0020	010F												
			6102	612E			4D25			030F	1CF9			7067	93F6								
				0012			6616				9959				6626								•

			N H H	
ស	FLAG !	T VP FOUND 1	THEN THEN TRUPT IS ON I	EADT_ VP (R1)
r LAST STATUSS_REGS 17, 0R5, #2 1815, R7 1815, R8	INTERRUPT RETURN	VPT.READY_LIST . ELGIBLE READY_VP	IP.IDLE_FLA IS IDLE ! REEMPT(RI) REEMPT INTE SELECT_VP SELECT_VP	READY VP 1 VPT.VP.NEXT_READY_VP(R1) R3
I SAVE LAST LDM R7, GR5 PUSE GR15, R PUSE GR15, R	N # N	LD RIP SELECT VP: DO I UNTIL	CP VPT.VP.ECP VPT.VP.EIT FROM FILSE I VP NC EXIT FROM SEXIT FROM S	LORT NEXT ILD R3, LD R1, I
				PAGE
10111111111111111111111111111111111111	158 158 168 168 168 168	164 165 165 167	178 178 178 178 178 178 178 178 178 178	179 186 181 182 183
0761	1111	, 1990	0016' 005C' 0018' 0068' 0068'	061C'
1051 93 3 7 93 3 8	2100	6161	4011 FFFF 5EGE 5EGE 5EGE 5EGE 5EGE	6113 A131 Ebec
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	9638) 2003	00000000000000000000000000000000000000	9666 9964 9966

			707	dayan iiin mali waxad ans	T IN L
			185		
			186	WILL NEVER BE REMOVED FROM	
			187	RUN ONLY IF ALL OTHER READ!	pa Pa
			188	OR IF THERE ARE NO OTHER VP'	
			189	OY LIST.	
			190	WILL RUN UNTIL RECEIVING A HARDWARE INTERRUPT	PT.
			191		
			192 SWAP DBR	••	
				I * * SAVE SP AND INTERBUPT RETU	
			! NOTE:	AS DBR HERE. WHEN MM	
				THIS SERIES OF SAVE	
				WILL BE REPLACED BY	0
				TO THE MMU. !	
9968	1059	9791	199	IDM OR5, R15, #2	
			200	•	
			201	SAV	
996C	7032		202	R3.	
COSE		BOEB	203	R4(#F C	
			204		
			205	IN RUNNING	
0072	4015	6014	286	VPT.VP.STATE(R1), #RUN	
9016					
9078		, 2000	207	LD VPT.RUNNING_LIST, R1	
			208	l	
			209	I SWAP DBR 1	
997C	611E	9010,	210	_	
			211		
			212	I LOAD NEW VP SP & INTERRUPT RET FLAG I	
9989		9004	213	R4, R14(#STACK_SEC	
0084	3445	0000	214	A R5. R4(#STATUS	
8000		0501	215	R15, 0R5, #2	

	*	7			Interrupt !		JRN - THEN	INTERBUPT RETURN !						ARE INTERRUPT DOES NO	ATE, THOSE FUNCTIONS PROVIDE	I TO HANDLE PREEMPTS	ALSO. !			JS REGS !	•							
	* # TOYD NEW BCW *	LD R3, R4(#F C W			I TEST FOR HARDWARE I	CP RØ. #ON	EQ ! PREEMPT RET	I HARDWARE PREEMPT INT		I UNIOCK UPT 1	CLR VPT.LOCK		I TEST FOR PREEMPT !	CE A HARI	HE.	EX	ш	CALL TEST PREEMPT	•	I RESTORE LAST STATUS	POP R8, GR15	R7.	GR5.		1 RESTORE NSP 1	POP RG, CR15		
216	212	218	219	220	221	222	223	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	240	241	242	243	
		OOEO				PPP	OBBC,				, 0000							0102					0701					
		3143	7D3A			0 B00	Sior				4038							5F 00			9778	9717	1059			9716	7D6F	
		90ec					9600				V600							3600					OOVE				DOAC	

9E66 6655 253 254 254	I RESTORE ALL REGSTERS ! LDM R1, GR15, #16 ADD R15, #32 ! EXECUTE BARDWARE INTERRUPT RETURN! RET RET	44444444444444444444444444444444444444	010F 0020 00BE	1CF1 010F 7B00 7B00 5E08	96 BB 20 86
	END CELEORE	255			ROPE
		ממא			2 2 2
202	A	258 251 252	OOBE,	7800 5e08	30B6
251		248 249 249		90	960
248 249 258 251		247	0020	010F	0B2
0020 247 248 250 250 251		246	010F	1CF1	OAE
010F 0020 247 248 250 250	I RESTORE ALL REGSTERS	245			
245 0020 246 247 248 250 250		244			

	MATER_MSG_LIST PROCEDURE	I INSERTS POINTER TO MESSAGE	CURRENT_VP TO	IN で170 MSG LIST	I RECISTER USE:	ERS:		1 R1: SIGNALED VP (INPUT)	IRI/	RENT VP	: FIRST FREE	: NEXT	O MSG	••	***	ENTRY	LD RZ, VPT.RUNNING_LIST	a contract c	GET FIRST ANG P	. Free	1 * * * DEBUC * * * * 1	R3. #NI	EL O	E VO	RO.	LL MONITOR	<u>.</u>	T # # # DIRECT OND # # # 1	O SAM PON THE	Pr.FREE LIST. R4
257 258	259	261	5 95	263 264	265	266	267	268	569	270	271	272	273	274	275	276	277	278	67.2	286 281	282	283	284	285	286	287	288	289 208	200	292
																	, 2000			9999		PPF	CEDA,	OOCE,	0004	006V			ADDA.	9000
																	6102		,	61.03		0 B 0 3	SEGE	7601	2100	5F0e			6134	6704
	60BE																OOBE			2000			BBCA							OODE

1 INSERT MESSAGE LIST INFORMATION 1 LD VPT.MSG_Q.MSG(R3), R0 LD VPT.MSG_Q.SENDER(R3), R2	! INSERT MSG IN MSG_LIST ! LD R5, VPT.VP.MSG_LIST(R1)	EQ 1 MSG LIST IS EMP	VPT. VP. MSG_LIST(R1)	_ a	I WHILE	RS, #NIL	IF EQ ! END OF LIST! THEN EXIT FROM MSG Q SEARCH	ļ 1	I GET NEXT LINK 1	R6, R5	LD R5, VPT.MSG_Q.NEXT_MSG(R6) OD	;	I INSERT MSG IN LIST I LD VPT.MSG Q.NEXT MSG(R6). R3	•	port (Sag	LD VPT.MSG_Q.NEXT_MSG(R3), R5		END ENTER MSG_LIST
298 298 298	3 3 3 3 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	888 888 48	0 80 8 8 8 8 9 8 8	0 00 00 0 00 00 0 00 00	316	312	313 314	315	317	318	319 320	321	322 323	324	325 326	327	328 329	330 331
, 2600 0005	001E'	PPFF OOFE	001E'	ø116'		FFF	010A' 6112'				7600		6094) 		6094		
6 F30 6 F32	6115	0B05 5B0E	6F13	SE08		0 B 0 5	5 808 5 808			A156	6165 F8F6		6163			6F35	9168)
6652 665	ØØEA	OOEE OOF2	00F6	CEFA		OOFE	0102 6106			010A	0110 0110		0112			0116	@11A	0110

GET_FIRST_MSG PROCEDURE ************************************	PARAMETERS: PARAMETERS: RO: MSG (RETURNED) LOCAL WARIABLES RO: CURRENT WP RO: FIRST MSG RA: NEXT MSG RO: NEXT FREE MSG RO: PRESENT FREE MSG	ENTRY LD RZ, VPT.RUNNING_LIST ! REMOVE FIRST MSG FROM MSG_LIST ! LD R3, VPT.VP.MSG_LIST(R2)	CP R3, #NIL IF EQ THEN LD R0, #MSG_LIST_EMPTY LDA R1, \$ CALL MONITOR FI I * * * END DEBUG * * * I
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	362 362 362 362 364 365 765 765
		0002' 001E'	PFFF 0138 0130 1900
		6102	0803 5e0e 2100 7601 5f00
9110		9110	6128 6128 6128 6136 6134

ERT MES. ERT MES. R5. R5. I INSERT. I INSERT. EQ. SEAR EQ. SEAR IT FROM	ಇಲಾಶ ∸ಚರಕಾಗಾರ್ದಾ ಶ ∸ಚರ್ಚಕಾಗಾರ್ ಎ ೦೦ – ಆ	368 001E 369 001E 370 371 372 0006 373 015A 375 015A 373 015A 375 015A 375 015A 375 015C 378 017C 378 017C 378 017C 388 017C 388 016C 387 016E 388		
ID R6, R5	Q	හි	A156	9910
KO.	N	3	A156	
KO.	N	No.	A156	
R6.	Q	39	A156	
26	0	20	115C	
) ·		
ET NEXT		39		
	,) (
	6	30		
4	n			
	σ	Q.		
ROM FREE COSEA	20			
TOURS O BREEF MOR	. (
FEND OF LIST	<u>-</u>			
) }			
ۍ. •	9			
	ດ			
	•			
Off	4	33		
)			
FREE O SEARCH:	Ŕ	35		
	Ņ	3		
	. (
I INSERT IN				
	9	38		
		1	7 7 7 7	
i				
VYT.MSG_C.NEXT_MSG(RS).	on.			
CO CON BARY C CON BES	. (
VPT.FREE LIST.	6 0			
INDERT AT TOP OF L				
EQ PREE LIST IS EMPTY!	9			
	,			
P R5.	ıc:			
	4	37		
101 - 11 - 12 - 12 - 12 - 12 - 12 - 12 -	3			
TOT WON TO		•		
INSERT RESORGE IN FREE	N.	37		
	• (
		37		
	S	-		
	.			
	đ			
	9			
	a	32		

PROCEDURE ########################### INSERTS SCHEDULE VP ID INTO RFADY LIST IAW PRIORITY AND		**************************************	IF EQ 1 LIST IS EMPTY LD RC, #READY_LIST_EMPTY LDA R1, \$ CALL MONITOR FI I * * END DEBUG * * !
MAKE_READY		ENTRY LD	
444444 111141 84906	428 422 422 423 423 423 623	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	4 4 4 4 4 2 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6
·			A 90 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
		6 63	2166 2166 7661 5166
0180			6186 6196 6196 4

																			THEN									
			THEN																WP.PRI ! T									
	LD R2, VPT.VP.PRI (R1)	R2. VPT.	SIG VP.	INSERT AT FRO	T. VP. N	VPT.READY LIST, RI		ELSE I INSERT IN LIST !		READY_LIST_SEARCE:	DO I WHILE NOT END OF LIST !		CP R4, #NIL	Q I IF END OF LIST	ADY LIST SEARCH			(4)	GT ! SIG VP.PRI > PRESENT	XIT FROM READY_LIST_SEARCH	l		GET	LD R3, R4	Æ	00		
																												IFAGE
944	441	44 443 5443	444	445	446	447	448	449	450	451	452	453	454	455	456	457	458	459	460	461	462	463	464	465	466	467	468	4 00
	6012	6012	01B0'		9910,	9004		01D8					FPF	01BC	øidø,			6012	01 08′	ø1Dø ′					901C,			
	6112	4B42	5E 02		6F14	6Fe1		5 B 08					6B64	SEGE	SE08			4B42	5E02	5E08				A143	6134	E8F0		
	0198		0110			Ø1 A8		91AC					01B0	01B4	61B 6			S B C		70				8	91CA	CE		

		r vP(R1), R4	-					, #READY							
	INSERT SIG_VP IN LIST !	VPT. VP. NEXT_READ]	VPT. VP. NEXT_READ!				ANGE STATE TO READY	LD VPT. VP. STATE(R1), #READY						E READY	;
	-	13					E CE	CJ		480	RET			END MAKE READY	
470	472	473	474	475	476	477	478	479		480	461	482	483	464	
		661C	001C					6014							
		6714	6131	•				4D15	0001		9E08				
		£1D0	0104	 					01DC		01DE 9E08			OIEO	1

```
LDA R4, VPT.LOCK
CALL SPIN_LOCK ! (R4: VPT.LOCK) !
! NOTE: RETURNS WHEN VPT IS LOCKED BY THIS VP.
                                                                                                                                                                 LOCAL VARIABLES
R2: CURRENT VP (RUNNING)
R3: NEXT READY VP
R4: LOCK ADDRESS
                * * * INNER TRAFFIC CONTROL ENTRY POINTS
                                                                                R14: DBR (PARAM TO GETWORK)
                                                                                                                              RØ: SIGNALED_MSG (RETURN)
R1: SENDING VP (RETURN)
GLOBAL VARIABLES
                                                     HARDWARE_PREEMPT LABEL
                                                                                                                     PARAMETERS
                                                                       PROCEDURE
                                   $SECTION GLB_PROC
                                                                                                                                                                                                               ENTRY
                          GLOBAL
                                                    492 BARDW
493
494 WAIT
495
496
497
498
                488
489
490
186
187
                                                                                                                              500
                                                                                                                                                                  584
586
586
588
588
588
                                                                                                                                                502
503
                                                                                                                                                                                                                        516
511
512
513
                                            161
                                                                                                                                       501
                                                                                                                                                                                                                                0000°
0150°
                                                                                                                                                                                                                                 7604
5F 00
                                                                                                                                                                                                                                          0304
                                                                       0000
```

	FO I CURRENT VP'S MSG LIST IS EMPTY I THEN	FROM REA	IF EQ THEN ID RO, #READY_LIST_EMPTY LDA R1, \$	CALL FI I * *	LD VPT.READY_LIST, R3 LD VPT.VP.NEXT_READY_VP(R2), #NIL ! PUT IT IN WAITING STATE !	D VPT. VP. STATE(R2), #WA SET DBR ! D R14, VPT. VP. DBR(R2)	! SCHEDULE FIRST ELGIBLE READY VP ! CALL GETWORK !(R14: DBR) ! I
rn rn							PAGE
515 515 515 7	519 519	522 522 522 522 522 522 523 523 523 523	526 526 526 526 526	528 529 530 531	888 888 888 888 888	536 538 538	0 1 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
. 9	001E	ā	000 E		0004, 001C	0014' 0016'	,0000
61 02 6123	FPFF SEGE	200	5868 2166 7661	5F 00	6 F 03 4D25 FFF	4025 6662 612E	5F 00
8 S	6616 6614 6616		6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6		0021 0032 0036	9036 9030 9031	0042

GET FIRST MSG ON CURRENT (MAYBE NEW) VP'S MSG LIST I CALL GET_FIRST_MSG I RETURNS RØ:MSG, R1:SENDER_VP I	I UNLOCK VPT I CLR VPT.LOCK	I RETURN: RO:MSG, R1:SENDER_VP ! RET END WAIT	CE CE
545 546 548 758	555 555 555 555 555 555 555 555 555 55	្តាស ស ស ស ស ស ស ស ស ស ស ស ស ស ស ស ស ស ស	557 IPAGE
9116	,0000		
9846 5788	884A 4D88	9168	
9646	994A	9664 965 965	

			558 558		
0050			260	SIGNAL PROCEDURE	
			561	***	
			295	I INTRA_KERNEL SYNC /COM PRIMA	MATIVE !
			563 564	BY KERNEL	C
			56.4 56.4		-
			99 9	PARAMETERS:	• 🕶
			267	1 RO: MESSAGE (INPUT)	
			568	`_	1) 1
			269	L VARIABLES -	-
			570	-	K)
			571	OCAL VARIABLES:	-
			572	SIGNALED V	-
			573	I R2: CURRENT VP	
			574	VPT.LOCK	
			575	***	-
			576	BNTRY	
			577	LOCK	
6656		, 0000	578	R4, VPT.LOCK	
0054	5F99	0150	579	! (R4: TVPT.LOCK)	
			580	TE: RETURNS WHE	THIS VP.
			1 00 Y	USM S. GA GELYNULS MI USM AU	-
9850	SP aa	AGRE'	3 d 3 d 4 k	THE MAN TINE I TRE-MAN	PISTENATED VD
			58.0 4.00		
90 5C		6014	585	CP VPT. VP. STATE(B1). #WAITING	
9969)		
9962	SECE	, 3400	586	IF EQ ! SIGNALED WP IS WAITING! TH	THEN
			587		
		(588	D MAKE IT READY !	
9900	5re 6	Ø180°	589	READT ! (R1: S	

SET_PREEMPT PROCEDURE ***********************************	REGISTER USE: PARAMETERS: R1:TARGET VP ID LOCAL VARIĀBLĒS R1: VP INDEX R1: VP INDEX	ENTRY I NOTE: DESIGNED AS SAFE SEQUENCE SO VPT NEED NOT BE LOCKED. !	LDK RØ, #6 MULT RRØ, #SIZEOF VP_TABLE I THIS LEAVES VP_INDEX IN R1 I	RGET VP NOT LOCAL (NOT CPROC SEG>PROC ID <> VENDEND HARDWARE PREEMP	ret End set_prempt
				: ** [15.	1 PAGE
608 619 611 611 613 613 613	616 617 618 619 620 621	622 623 624 624 625	628 629 639 638	6 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	638 639 640
			0050	6618	
			8000 1900	4015 FFF	9 8 08
90 85			0082 0084	3800 3800	908E

				K) i D by this	
표 참 (참)	I LOADS IDLE DBR ON I CURRENT VP. CALLED BY I I TC GETWORK. A++++++++++++++++++++++++++++++++++++	Y AH	I R3: TEMP VAR I R4: VPT.LOCK ADDR I I R5: TEMP ************************************	LOCK VPT ! .DA R4. VPT.LOCK .ALL SPIN LOCK ! (R4: VPT.LOCK)! .ALL SPIN LOCK ! (R4: VPT.LOCK)! . NOTE: RETURNS WHEN VPT IS LOCKED BT	ET CURRENT VP ! R2. VPT.RUNNING_LIST ET DRR ! R14. VPT.VP.DBR(R2)
IDLE			ENTRY	I LOC LDA CALL I NOT	LD LD L SET LD
641 642 643 644	645 646 648 648	658 651 652 653	655 655 657 658	659 664 661 663	664 665 665 668
				0000° 0150°	0002'
				76 04 5 76 0	6102 612E
9699				9999 9894	0098 6102 009C 612E

			699	
			670	
OPOO	2103	0900	671	
9014		9010'	672	RS. VPT. VP. DBR (R3)
BEAB		0610,	673	LD VPT. WP. DBR(R2). R5
			674	
			675	I TURN ON CURRENT VP'S IDLE FLAG I
DOAC		9916	949	LD VPT. VP. I DLE FLAG (R2). #ON
66B 6	FFFF			
			677	
			678	I SET VP TO READY STATE !
66B2		0014	679	LD VPT VP STATE(B2) #BEADY
90 BG	0001])))	
			680	
			681	I SCHEDULE FIRST ELIGIBLE READY VP !
00 BB	SF00	,0000	682	CALL GETWORK ! (R14: DBR) !
			683	
			684	I UNIOCK VPT !
90 BC	00BC 4D08	, 0000	685	CLR VPT.LOCK
			989	
9969	9886		687	RET
300				END IDLE
			IPAGE	

	700 700 700 710 711 711 710 710 710 710	66666 66666 66666 66666 66666 66666	7604 5F00 6102 6102 7FFF 5F00 5F00	99 99 99 99 99 99 99 99 99 99 99 99 99
LOCK WPT 1 A R4, WPT.LOCK LL SPIN_LOCK ! (R4: WPT.LOCK) ! NOTE: RETURNS WHEN WPT S LOCKED BY THIS	788 788 718 711	8880° 8150°	7604 5100	9000 9000
CORDS N	00000000000000000000000000000000000000			
SWAP_VDBR PROCEDURE ************************************	696 691 692 693			

I SET DBR I LD R14, VPT.VP.DBR(R2)	LOAD NEW DBR ON CURRENT VP : .D. VPT.VP.DBR(RZ), R1	I TURN OFF IDLE FLAG ! LD VPT.VP.IDLE_FLAG(R2), #OFF	ET VP TO READY STATE ! VPT.VP.STATE(R2), #READY	! SCEEDULE FIRST ELGIBLE READY VP ! CALL GETWORK ! (R14:DBR) !	I UNLOCK VPT ! CLR VPT.LOCK	RET SWAP_V DBR
LD	1 1 10	I T LD	1 SET Ld	I S(1 U	742 RET 743 END SWAP
724 725 726 727	728 729 738	732	733 734 735	736 737 738	740	747 743 744
6010	0010,	0016	9014	,0000	, 0000	
90E4 612E	6F21	4D25			4D 08	9E 08
96 E4	00 E8	COEC	00F2	9978	BOFC	0100 0102

William State of the State of t

		747							
0102		748	•	ES	TEST PREEMPT	EMP	£-	PROCEDURE	
) 		749		1			1	************************	_
		750						I TESTS FOR PREEMPT INTERRUPT	_
		751						HANDLES	_
		752						IS SET.	
		753						I INVOKED UPON EVERY EXIT FROM	_
		754						I KERNEL.	_
		755						****	_
		756						I REGISTER USE	
		757						I LOCAL VARIABLES	_
		758						! R1: PREEMPT INT FLAG	
		759						1 R2: CURRENT VP	_
		260						· · · · · · · · · · · · · · · · · · ·	_
		761		ENTRY	Y				
		762	•	•	S	FLAG:			
		763			2	3	WRILE	CURRENT VP'S PREEMPT FLAG IS ON 1	
		764)	ļ. !)) 		
		765	1 NOTE:		NEXT	TWO		田田田	
		992			LOCK	MAY	BE	D HERE FC	s.
		767							
		768				GET	CURR	CURRENT_VP !	
0102 6102	, 2000	769			ដ	R 2	VPT	RUNNING_LIST	
		220						:	
	1	771			_	TEST	PRE	INTERRUPT	
61	6018	772			C		R1,	VPT. VP. PREEMPT (R2)	
6	00	773			CP	•	#0 E	(in)	
SE	0116	774			IF	•		PREEMPT FLAG IS OFF ! THEN	
0112 5E08	0122	275			EXIL		FROM		
		276			FI			i	
		777			i 1				
		778			***	IA *	VIRTUAL	٦	
		279		-	* *	NOTE	••	EQUENCE AND	
		780					5	PT TO BE LOCKED. **!	

792 793 OD 794 I RETURN TO GATEKEEPER I 795 RET	AND SIMULATES A HARDWARE INTERRUP	IS USED ONLY IN THE CASE OF A PREEMP	787 ! ** NOTE: THIS JUMP TO AN UPPER LEVEL	CALL TC PI			762 I RESET
--	-----------------------------------	--------------------------------------	--	------------	--	--	-------------

W. W.

-			908		
0124			801 802	BUNNING_VP PROCEDURE	PROCEDURE
			803	I CALLED BI	CALLED BY TRAFFIC CONTROL.
			804	I RETURNS	P ID. RESULT IS VALIDI
			805	I ONLY WHII	ONLY WHILE APT IS LOCKED.
			606	可格尔特特洛洛特特	■ 李女女女女女女女女女女女女女女女女女女女女女女女女女女女女女女女女女女女女
			807	I REGISTER USE	USE
			808	! PARAMETERS	IRS 1
			803	I RI: VP ID	ID (RETURNED) !
			810	I TOCAL VA	VARIABLES
			811	I RRØ: DI	DIVIDEND
			812		REMAINDER
			813		QUOTI ENT
			814	***	· · · · · · · · · · · · · · · · · · ·
			815	ENTRY	
			616	1 LOCK VPT 1	
0124	7694	,0000	817	LDA R4, VPT.LOC	M
Ø 128	5F00	0150	818	CALL SPIN LOCK	SPIN LOCK ! (R4: "VPT.LOCK) !
			819	I NOTE: RETURNS WHI	IN VPT IS LOCKED BY THIS V
			820		
012C	6101	0002	821	LD R1, VPT.RUNNING LIST	NING LIST
0130			822	LDK RO, #0	1
			823		
			824	I CONVERT VP INDEX	TO VP ID !
0132	0132 1Be0	0000	825	DIV RRO, #SIZEOF VP TABLE	F VP TABLE
	1		: (

```
CP RO, #O
IF NE IREMAINDER <> 0 I
LD RO, #VP_INDEX_ERROR
LDA RI, $
                                            VPT.LOCK
* * DEBNC * *
                                CALL MÓNITOR
FI
                                                                  RET
END RUNNING_VP
                                                                                        1 PAGE
8224
8226
8236
8336
8337
8337
8338
841
842
842
842
842
                                                      ,0000
           6666
6144
6666
6142
A566
                                                                  614E 9E08
0150
           6866
5866
2166
7661
5868
                                                       014A 4D08
           0136
013A
013E
0142
```

0150 0150 0041 0154 5E06 0158 2100 0156 7601 0166 E5FE 0166 E5FE	00000000000000000000000000000000000000	\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	ENTRY TEST TSET TSET TSET TSET TSET TSET TSET TSET TSET TSET TSET TSET TSET SET	PROCEDURE ***********************************
		881	END INNER_TR	Inner_traffic_control

SOURCE STATEMENT	TRAFFIC_CONTROL MODULE ! VERS 4 !	CONSTANT ! ********* SUCCESS CODES ******* ! ADVANCED :=0 EVENT_NOT_FOUND := 1	! ******* DEBUG CODES ****** ! BLOCKED LIST ERROR := Ø READY LIST ERROR := 1 RUNNING_LIST_ERROR := 2	********	M TOP OF S_ID :=
STMT	4 W W	4 m @ 6- @ 0) @ 0 0 1	100 100 100 100 100 100 100 100 100 100	22 24 24
ZEBBBASH 2.82 Loc obj code					

The state of the s

```
并并并并并并并并不以 CONSTANTS A并并并并并并并并并并
     ******* TEMP PROCEDURE DEFS ****
                                                                                                                          I HBUG ENTRY
                %A898
%A866
%A810
%A818
          ITC SET PREEMPT := 3
ITC SWAP VDBR := 3
ITC IDLE := 3
ITC RUNNING VP := 9
                                                                                                                         MONITOR := %A962
                                                         sere
Pere
                                                                                                        i= Kodod
i= Kpppp
                                                                                                                   INVALID: = REBEE
                                                                                                  BLOCKED: 2
IDLE := X
NIL := X
                                                          11 11
                                                                          EVENT B := EVENT W := RUNNING: = READY
                                                   TRUE
False
                                                                     OFF
                                                                                                                                     PAGE
```

```
[6 WORD]
                                       [S WORD]
                                                                      4 WORD
                                                                          TABLE
                                                    ADDRESS
INTEGER
INTEGER
AP POINTER
ABRAT [4 WO
                                                                                                               WORD
WORD
ARRAY [6 WORD]
                         WORD
WORD
WORD
ARRAT
                                                                                        WORD
WORD
ARRAY
                                                                           EVENT
                      RECORD
        WORD
                                                                                    U_TABLE RECORD
[ BASE_ADDR
ATTRIBUTES
FILLER_3
                                                                  next ap
Filler 1
Eventcount
                                                                                                          KST TABLE RECORD
                                                AP_TABLE RECORD
                              EVENT
                          HANDLE
                                       FILLER
                      EVENT TABLE
                                                                                                                       FILLER 4
                                                                                                               ASTE NO
CLASS
                                                              STATE
        AP_POINTER
ADDRESS
                                                     DBR
PRI
                                                                                     PHE
TYPE
```

96 96 96 96	76 GAS TABLE RECORD 79
0490	100 101 GAST ARRAY [NR_PROCESSES*NR_MMU_REG GAS_TABLE]
	29T

107 108 110 111 112 113 114 115 116 117 ENTRY 119 LD 120 READY AP 120 READY AP 121 DO I W 5E0E 0616' 123 CP 5E0E 0616' 123 CP 5E0E 0616' 123 CP 5E0E 0616' 123 CP 5E0E 0616' 125 CP 5E0E 0615' 125 EXIT 126 EXIT 5E0E 0626' 129 EXIT	5 5 8 8			104	SECTION TC_INT_PROC	PROCEDITAR
109 100 DBM 110 140 DBM 111 140 DBM 111 1	9 9 9			107	dere on a	ではついちじのにから、 一年本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本
110 PARAMETER INDUT 1				108		KEAUI
6102 6068 111				110		
112 PARAMETERS (INPUT) 113 1				111		S
113 114 115 116 116 117 119 119 119 119 119 119 119 119 119				112		(INPU
114 115 115 116 1 1 1 1 1 1 1 1 1 1 1 1 1 1				113		CURRENT VP
6102 6008 115				114		,
6102 6068 119 ENTRY 6102 6068 119 LD R2, APT.READY_LIST 120 READY AP SEARCH: 121 DO I WHILE NOT (END LIST OR 5E0E 6616 123 IF EQ 1 IF NO READY PROCESS 5E0E 6016 125 FY 125 FF EXIT FROM READY_AP_SEARCH 125 FI FROM READY_AP_SEARCH 125 FI FROM READY_AP_SEARCH 126 CP APT.AP_STATE(R2), #REA 6001 129 EXIT FROM READY_AP_SEARCH 5E0E 601E 129 EXIT FROM READY_AP_SEARCH 130 FI				115		
6102 6068 119 ENTRY 6102 6068 119 LD R2, APT.READY_LIST 120 READY AP SEARCH: 121 DO I WHILE NOT (END LIST OR 5E0E 6616 123 IF EQ 1 IF NO READY PROCESS 5E0E 6016 125 FY 125 FF				116		1 R3: VP PTR 1
6102 6068 119 ENTRY 6102 6068 119 LD R2, APT.READY_LIST 120 READY AP SEARCH: 121 DO I WHILE NOT (END LIST OR 6802 FFF 122 CP R2, #NIL 5808 6026 124 EXIT FROM READY_AP_SEARCH 125 FI FROM READY_AP_SEARCH 6061 125 CP APT.AP_STATE(R2), #REA 6061 129 EXIT FROM READY_AP_SEARCH 5808 6026 129 EXIT FROM READY_AP_SEARCH 5808 6026 129 FI				117		一种特殊特殊特殊特殊特殊特殊特殊特殊特殊特殊特殊
6102 0008 119 LD R2, APT.READY_LIST 120 READY_AP_SEARCH: 121 DO I WHILE NOT (END LIST OR 5E0E 0010 123 IF EQ 1 IF NO READY PROCESS 5E0E 0026 124 EXIT FROM READY_AP_SEARCH 125 FI 126 CP APT.AP_STATE(R2), #REA 0001				118	ENTRY	
120 READY AP SEARCH: 121 DO I WHILE NOT (END LIST OR 5E0E 0610' 122 CP R2, #NIL 5E0E 0626' 124 EXIT FROM READY PROCESS 125 E0E 0026' 125 FI 126 CP APT.AP.STATE(R2), #REA 0061 SE0E 001E' 129 EXIT FROM READY 1 5E0E 0026' 129 EXIT FROM READY AP_SEARCH 5E0E 0026' 129 FI	9 9999	1102	,8200	119	CJ	
ØBØ2 FFF 121 DO I WHILE NOT (END LIST OR SERVED 122 SEØB ØØ26 123 IF EQ I IF NO READY PROCESS SEARCH 124 SEØB ØØ26 124 EXIT FROM READY AP_SEARCH FI 4D21 ØØ14 127 CP APT.AP.STATE(R2), #REA 9000 5EØB ØØ26 129 EXIT FROM READY AP_SEARCH FI 5EØB ØØ26 129 EXIT FROM READY AP_SEARCH FI				120		SEA
OBGE FIFF 122 CP R2, #NIL SEGE 0616' 123 IF EQ I IF NO READY PROCESS SEGE 0626' 124 EXIT FROM READY AP_SEARCH 4D21 0614' 127 CP APT.AP.STATE(R2), #REA 6061 127 CP APT.AP.STATE(R2), #REA 5E08 0626' 129 EXIT FROM READY AP_SEARCH 5E08 0626' 129 EXIT FROM READY AP_SEARCH FI PI				121	_ 0 <u>0</u>	NOT (END LIST OR
5E0B 0026 123 IF EQ 1 IF NO READY PROCESSES ! 5E0B 0026 124 EXIT FROM READY AP_SEARCH 125 FI 4D21 0014 126 CP APT.AP.STATE(R2), #READY 0061 129 IF RQ 1 IF PROCESS READY ! THEN 5E0B 0026 129 EXIT FROM READY_AP_SEARCH 5E0B PI		1802	FFF	122	CP	INIT
5E08 0026" 124 EXIT FROM READY_AP_SEARCH 125 FI 126 FI 4D21 0014" 127 CP APT.AP.STATE(R2), #READ 0001 129 IF EQ I F PROCESS READY 5E08 0026" 129 EXIT FROM READY_AP_SEARCH 5E08 FI		EOE	0610'	123) <u>a</u> 41	I IF NO READY PROCESSES !
125 FI 126 CP APT.AP.STATE(R2), #READ 0001 5E0E 001E 128 IF EQ ! IF PROCESS READY ! 5E0E 0026 129 EXIT FROM READY_AP_SEARCH 130 FI		E 08	9026	124	EXI	FROM READY AP S
4D21 0014" 127 CP APT.AP.STATE(R2), #READ 0001 5E0E 001E" 128 IF EQ ! IF PROCESS READY! 5E0E 0026" 129 EXIT FROM READY_AP_SEARCH 130 FI			1	125	14	
4D21 0014 127 CP APT.AP.STATE(R2), #READ 0001 5E0E 001E 128 IF EQ ! IF PROCESS READY! 5E0E 0026 129 EXIT FROM READY_AP_SEARCH 130 FI				126		
5EGE GGIE 128 IF EQ ! IF PROCESS READY! 5EGE GG26 129 EXIT FROM READY_AP_SEARCH 136 FI		1021	0014	127	CP	APT.AP.STATE(R2), #READY
SEGE GOLE 128 IF EQ ! IF PROCESS READY! SEGE GOLE 129 EXIT FROM READY_AP_SEARCH 130 FI		30e1				
5E08 0026 129 EXIT FROM READY_AP 130 PI		EOE	601E	128	IP E	I IF PROCESS READY !
30 FI		EDB	9026,	129	EXI	FROM READY AP
				130		

I GET NEXT READY AP !			QO		CP R2.#WIL	E0 1	LOAD IDLE PROCESS 1	LD APT.RUNNING LIST(R1) #1DLE		CALL ITC IDEE	ELSE	OV	ID APT.RUNNING LIST(R1). R2	LD APT.AP.STATE(R2). #BUNNING		LD R1, APT.AP.DBR(R2)	CALL ITC SWAP VDER 1(R1:DBR)!	t in the second	Fig.			
																				CNE		1 PAGE
131	133	134	135	136	137	138	139	140		141	142	143	144	145		146	147	148	149	150	151	152
	9916,				PPPP	9830		6004		A810	004E		, 1000	6614		6616	ABBC					
	6123	A132	ESEF		OB 0 2	SEGE		4015	DDDD	5F00	SE68		6F12	4025	0000	6121	5F00		9836			
	Be1e	0022	9024		9898	002A		BOZE	0032	9934	003 8			8949			004A		004 E	0050		

4818 6664 0014	5F06 A818 6112 0004 612 0004 5F66 0066 4D25 0014
	11 00 11 12 00 11 12 00 11 12 00 11 12 00 11 12 00 11 12 00 11 12 00 11 12 12 12 12 12 12 12 12 12 12 12 12

!** CALL WAIT_UNLOCK (APT^.LOCK) **! !** RITURNS WHEN PROCESS HAS UNLOCKED APT **! !** AND ADVANCED ON THIS EVENT **!	RET END TC_PREEMPT_HANDLER	END TRAFFIC_CONTROL
181 188 188 188 188 188 188 188 188 188	188 188 189	
	806A 9108	

Ø errors Assembly complete

APPENDIX C

```
ADVANCE Procedure (HANDLE, INSTANCE)
 Begin
  Call WAIT_LOCK (APT)
  ! wake up !
  PROCESS := EVENT_LIST_HEAD (HANDLE, INSTANCE)
  COUNT := MM_ADVANCE_COUNT (HANDLE, INSTANCE)
  ! make ready !
  Do while not end of READY_LIST
   If PROCESS.COUNT <= COUNT THEN
   Call MAKE_READY
  end if
  end do
  ! initialize preempt array !
  Do for VP_ID = 1 TO #NR_VP
  RUNNING_LIST [VP_ID].PREEMPT := #TRUE
  end do
  ! find preempt candidates !
  CANDIDATES := @
  PROCESS := READY_LIST_HEAD
  Do (for VP_ID := 1 to #NR_VP) and not end READY_LIST
   If PROCESS = #RUNNING
   RUNNING_LIST [VP_ID] .PREEMPT := #FALSE
  else
   CANDIDATE := CANDIDATE +1
  end if
 Get next ready process
end do
```

! preempt candidates !

Do for VP_ID := 1 to CANDIDATES

If RUNNING_VP [VP_ID] = #TRUE Then

Call SET_VPREEMPT (VP_ID)

end if
end do

Call WAIT_UNLOCK (APT)

Return

End ADVANCE

AWAIT Procedure (HANDLE, INSTANCE, COUNT)

Begin

Call WAIT_LOCK (APT)

VP_ID := RUNNING_VP

PROCESS := RUNNING_LIST [VP_ID]

CURRENT_COUNT := MM_READ_COUNT (HANDLE, INSTANCE)

If CURRENT COUNT < COUNT Then
Call THREAD BLOCKED LIST (HANDLE, INSTANCE, PROCESS)
PROCESS.HANDLE := HANDLE
PROCESS.INSTANCE := INSTANCE
PROCESS.COUNT := COUNT
PROCESS.STATE := #BLOCKED

Call TC_GETWORK end if

Return

1 -100 Le

End AWAIT

LIST OF REFERENCES

- 1. Coleman, A. A., Security Kernel Design for a Microprocessor-based Multilevel Archival Storage System, MS Thesis, Naval Postgraduate School, December 1979.
- 2. Parks, E. J., The Design of a Secure File Storage
 System, MS Thesis, Naval Postgraduate School,
 December 1979.
- 3. Moore, E. E. and Gary, A. V., The Design and Implementation of the Memory Manager for a Secure Archival Storage System, MS Thesis, Naval Postgraduate School, June 1980.
- 4. O'Connell, J. S., and Richardson, L. D., <u>Distributed</u>
 Secure Design for a <u>Multi-Microprocessor Operating</u>
 System, MS Thesis, Naval Postgraduae School,
 June 1979.
- 5. Schell, LTCOL R. R., <u>Security Kernels: A Methodical</u>
 <u>Design of System Security</u>, USE Technical Papers
 (Spring Conference, 1979). pp. 245-250, March 1979.
- 6. Schiller, W. L., The Design and Specification of a Security Kernel for the PDP-11/45. ESD-TR-75-69, The MITRE Corporation, Bedford, Mass., May 1975.
- 7. Lampson, B. W., <u>Protection</u>, Proc. Fifth Princeton Symposium on Information Sciences and Systems, Princeton U., March 1971, pp. 437-443.
- 8. Dijkstra, E. W., "The Structure of the 'THE'
 Multiprogramming System", Communications of the ACM,
 v. 11. p. 341-346, May 1968.
- 9. Madnick, S. F. and Donovon, J. J., Operating Systems, McGraw Hill, 1974.

- 10. Saltzer, J. H., <u>Traffic Control in a Multiplexed</u>
 <u>Computer System</u>, Ph.D. Thesis, Massachusetts
 Institute of Technology, July 1966.
- 11. Reed, D. P., and Kanoda, R. K., "Synchronization with Eventcounts and Sequencers", Communications of the ACM, V. 22, No. 2, February 1979, p. 115-123.
- 12. Reed, D. P., <u>Processor Multiplexing in a Layered</u>
 Operating System, MS, Massachusetts Institute of Technology, MIT/LCS/TR-164, 1976.
- 13. Jensen, R. W., and Tonies, C. C., Software Enginerring, Prentice-Hall, Inc., 1979.
- 14. Dijkstra, F. W., "The Humble Programmer", Communications of the ACM, V. 15, No. 10, p. 859-866, October 1972.
- 15. Schroeder, M. D., Clark, D. D., and Saltzer, J. H.,

 The Multics Kernel Design Project, Paper presented at

 ACM Symposium, November, 1977.
- 16. Schroeder, M. D., "A Hardware Architecture for Implementating Protection Rings", Communications of the ACM, V. 15, No. 3, p. 157-170, March 1972.
- 17. Peuto, B. L., "Architecture of a New Microprocessor", Computer V. 12, No. 2, p. 10-20, February 1979.
- 18. Organick, E. I., The Multics System: An Examination of its Structure, MIT Press, 1972.
- 19. Wasson, W.J., <u>Detailed Design of the Kernel of Real-time Multiprocessor Operating System</u>,
 MS Thesis, Naval Postgraduate School, June 1980.

INITIAL DISTRIBUTION LIST

		No.	Copies
1.	Defense Technical Information Center Cameron Station		Ž
	Alexandria, Virginia 22314		
2.			2
	Naval Postgraduate School Monterey, California 93940		
3.	Department Chairman, Code 52		2
	Department of Computer Science		
	Naval Postgraduate School		
	Monterey, California 93940		
4.	Prof. Lyle A. Cox, Jr., Code 52C1		4
	Department of Computer Science Naval Postgraduate School		
	Monterey, California 93940		
	•		
5.			5
	Department of Computer Science		
	Naval Postgraduate School		
	Monterey, California 93940		
6.			1
	Office of Naval Research		
	800 North Quincy		
	Arlington, Virginia 22217		
7.			1
	3320 W. Epler Ave.		
	Indianapolis, Indiana 46217		
8.	LCDR Edmund E. Moore		1
	NAVELEXSTS COM		_
	PME 107		
	Washington, D.C. 20360		
9.	CAPT John L. Ross		1
	107 Headon St.		
	Weatherford, Texas 76086		
10.			1
	1295 Reatherstone Way		
	Sunnyvale. California 94087		

11.	Office of Research Administriation Code 012A	1
	Naval Postgraduate School	
	Monterey, California 93940	
12.	Prof. Uno R. Kodres, Code 52Kr	1
	Department of Computer Science	
	Naval Postgraduate School	
	Monterey, California 93940	
13.	I. Larry Avrunin, Code16 DTNSRDC	1
	Bethesda, Maryland 20084	
14.		1
	Naval Oceans Systems Center	
	San Diego, California 92152	
15.	Kathryn Heninger, Code 7503	1
	Naval Research Lab	
	Washington, D.C. 20375	
16.	Dr. J. McGraw	1
	U.C L.L.L. (1-794) P.O. Box 808	
	Livermore, California 94550	
	Livermore, Calliornia 94350	
17	Mark Underwood	1
	NPRDC	
	San Diego, California 92152	
18.		1
	NSVC	
	Dahlgren, Virginia 22448	
19.	M. George Michael	1
	U.C L.L.L. (L-76)	
	P.O. Box 808	
	Livermore, California 94550	
20.		
	NAVSBA TECHREP	2

